Munster Technological University

SWORD - South West Open Research
Deposit
Theses

Dissertations and Theses

2006

A Low Noise Amplifier for an Ultra Wideband Receiver
Tomasz Waliwander
Department of Electronic Engineering, Cork Institute of Technology, Cork, Ireland.

Follow this and additional works at: https://sword.cit.ie/allthe
Part of the Electrical and Computer Engineering Commons

Recommended Citation
Waliwander, Tomasz, "A Low Noise Amplifier for an Ultra Wideband Receiver" (2006). Theses [online].
Available at: https://sword.cit.ie/allthe/118

This Master Thesis is brought to you for free and open access by the Dissertations and Theses at SWORD - South
West Open Research Deposit. It has been accepted for inclusion in Theses by an authorized administrator of
SWORD - South West Open Research Deposit. For more information, please contact sword@cit.ie.

Cork instAiiiic

jicchnology

Cork Institute of Technology

A Low Noise Amplifier
for an
Ultra Wideband Receiver

Student: Tomasz Waliwander, B.Sc.
Supervisor: John Barrett, Ph.D.

Department of Electronic Engineering
Cork Institute of Technology
Submitted in partial fulfilment for the
Degree of
Master Engineering

July 2006

^ ,^C/

j

Declaration

I hereby declare that this submission is own my work and thesis contains no material
that has been accepted for the award of any other degree or diploma in any university.
To the best of my knowledge and belief this thesis contains no material previously
published by any other person except where due acknowledgement has been made.
Signature by author
Certified by
Dr. John Barrett
Date

iriMo6.....

A Low Noise Amplifier for Ultra Wideband Receiver
Tomasz Waliwander

Abstract
The Ultra Wideband Technology, although derives from the early works on
time-domain electromagnetics, only recently attracted the attention of the research and
industrial institutions, mainly thanks to establishing a proper frequency mask by
Federal Communication Commission. The FCC regulations allocate the immense
3.1 - 10.6 GHz microwave band that has never been accessible in a one segment
before.
The intrinsic features of the UWB radio such as low power, immunity to
multipath fading and eavesdropping, high 3D resolution capability and ability of'seeing'
through the solid obstacles with addition to achievable very high data rates, makes it
very attractive for many commercial, medical and military applications. Therefore, the
technology already finds its application in short data transfer and object positioning
systems such as sensor networks, non-invasive medical sensors and imaging radars.
Regardless the application and receiver configuration, the low noise amplifier is
required to boost the received signal appearing at the antenna's aperture to the
appropriate level which ensures unproblematic detection and retrieving the data. This
thesis, therefore, is intended to give a detailed insight into the LNA design and
measurement issues. It provides all the fundamental theory that is essential to
understand the bandwidth, gain, stability and noise figure aspects of the LNA design.
The thesis is organized in chapters, which are dedicated to the separate topics
that highlight the current technologies and methodologies used in the microwave design,
as well as provide the detailed description of the entire LNA design process from the
model and circuit level through the full 3D simulations, finally reaching the actual
measurement results and conclusions. Since the UWB is a pulse radio technique defined
in time rather than in frequency domain, the great effort is put to study the actual design
and performance of the amplifier in both frequency and time domain.
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1. Introduction.
1.1. Introduction.
Recently, ultra wideband technology (UWB) has emerged as a technology that
brings a new look on the wireless communication. The coarse definition of UWB
system describes it as a system, which operates in the bandwidth of at least 500 MHz.
This criterion, however, is somewhat unclear and in practice insufficient to share the
microwave spectrum, which is already exploited to its limits. Therefore, Federal
Communication Commission has established an appropriate frequency mask from 3.1 to
10.6 GHz and set the allowable energy levels for the transmitted signals such that the
maximum tolerated power spectral density is -41.3 dBm/MHz of Effective Isotropically
Radiated Power (EIRP). In this way the allocated frequency band stretches out from 3.1
to 10.6 GHz and leaves an immense 7.5 GHz band never before accessible in a single
segment.
UWB technology has some intrinsic features that make it veiy attractive for
many applications and enable its use in areas where traditional narrow-band radio
simply does not work. These unique features of UWB include: immunity to multipath
propagation, immunity to eavesdropping, high 3D resolution capability, high achievable
data rates and the ability to ‘see’ through solid obstacles. This makes UWB technology
interesting for short range high, data rate communication and radar systems.
Since the power level of the signal at the reception point is typically very low
(even -lOOdBm/MHz PSD), regardless of the application, correct detection and recovery
of data requires a highly sensitive UWB receiver. The most crucial part of the whole
receiver, which significantly influences its sensitivity, is a low noise amplifier. Apart
from appropriate gain and low input and output VSWR, the amplifier must not
significantly deteriorate the noise content of the signal, which in practice means that its
noise figure has to be maintained below 3 dB over the entire frequency span. These
stringent requirements are very hard to meet simultaneously, particularly for such a
broad bandwidth system. The required specifications of the amplifier are not the only
obstacle which has to be overcome. The conventional methodology and tools available
to designers are created to characterize an arbitrary network by its frequency response amplitude and phase versus frequency, whereas the performance of the actual amplifier
must be described in the time domain. Moreover, the pulse regime operation of a UWB
low noise amplifier indicates that it is supposed to work in transient time, where its
behaviour is unknown, because all the methodology currently available is based on the
steady state operational conditions of linear networks.
The main purpose of this project is to model, design, fabricate and characterize a
low noise amplifier for the UWB receiver with the aid of currently available theory,
design methodology and measurement techniques. Moreover, it is also intended to
develop a specific approach and methodology for ultra wideband device modeling and
design, as well as provide a discussion regarding its time and frequency characterization.
This process is to yield a fully functional, balanced, low noise amplifier, which,
depending on the requirements of the UWB receiver, could be used in a cascade
configuration to provide higher gain values.
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1.2. Thesis overview.

There are three focal parts of the thesis, including the state of the art in current
microwave design and theory along with a review of UWB LNA design from the
literature, the design and modelling of the broadband low noise amplifier, and the
results and conclusions that arise from the measurements and analysis of the entire
project.
Chapter 2 provides an insight into three major aspects of current microwave
technology. It reviews practically all available transistors' types with the emphasis o
their gain and noise suitability for the UWB applications. Subsequently, it introduces
the microwave amplifier structures and examines their advantages and drawbacks. This
chapter also contains a detailed section devoted to the microwave fabrication
techniques, to highlight the flexibility and accuracy they provide. The chapter ends with
with a review of UWB LNA designs from the literature that aim at similar specifications
to that presented in this.
Chapter 3 is dedicated to the theory that accompanies the microwave amplifier
design procedure, which is carefully examined from the gain, noise figure aspects with
the special attention to the broadband characteristics.
The practical part of the project starts with chapter 4. This chapter briefly
introduces the microwave simulators extensively used throughout the entire project,
extracts their main features and describes the simulation conditions used in the project.
Following this, it describes step by step the entire process of a broadband Wilkinson
power divider design and its characterization in both time and frequency domain.
Chapter 5 gives a detailed insight into the single - stage broadband low noise
amplifier design. This chapter, due to the complexity of the device, is broken down into
several subsections each of which is devoted to a separate element of the amplifier. The
design of all the important elements of the amplifier is presented in detail, starting from
the broadband DC biasing networks, through the choice of the transistor and design of a
suitable layout, to input and output matching network design and finally the single stage LNA as a whole.
The broadband balanced low noise amplifier is taken under the consideration in
chapter 6. The chapter is focused mainly on the actual performance of the amplifier,
which is thoroughly examined in both frequency and time domain, and an appropriate
discussion is also provided. The chapter finishes with a yield analysis of the LNA,
where the influence of the statistical properties of the various components of the
amplifier is tested against the behaviour of the amplifier.
The culmination of the project is in the chapter 7 where the measurement
arrangement and the results are presented. Each of the measured devices - the
Wilkinson power divider, the single - stage amplifier and the balanced LNA were
measured and the obtained results are compared with the simulations. In this chapter a
discussion regarding the discrepancy between the expected and actual performance of
the amplifier is provided. The measured amplifier is also tested against the statistical
properties of its components and thoroughly analysed. Finally, the most interesting
study, the time domain examination is presented.
The conclusions provided at the end of the work carefully summarise all the
work that was done on the way to the project accomplishment and the future work that

I. Introduction.

can be carried on the balanced low noise amplifier for UWB receiver is also discussed.
T he conclusions are followed by the list of references and appendixes.
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2. The State of the Art.
The purpose of this review is to present the state of the art in broadband
microwave low noise amplifier design. The review is organised as follows: section 2.1
is dedicated to microwave transistors and shortly introduces their basic theory, types and
possible applications. This part collates following subsections in which all commercially
available transistor's structures are reviewed - from BJT, CMOS through HBT,
MESFET to pHEMT. Consecutive section 2.2 of this chapter is intended to characterise
typical topologies of the microwave transistor amplifiers, describes their main features
and categorises in terms of broadband and low noise applications. In this part several
microwave amplifiers arrangements are presented and investigated with emphasis on
their broadband behaviour. This section leads ultimately to the point in which balanced
microwave amplifier topology is due to meet all the important requirements for low
noise amplifier for UWB receiver. Section 2.3 provides short review of common and
well established technologies that are utilized in microwave transistor amplifier's
manufacturing. The main goal of this part is to draw a sketch of the features and
constraints of each technology and determine the most suitable for UWB application.
Finally section 2.4 presents short comparison of the state-of-the art low noise amplifiers
for UWB applications.

2.1. Microwave transistors.
Microwave transistors are implemented in many modern microwave devices
such as: amplifiers, mixers, active filters, oscillators and phase shifters. They are devices
of primary importance in terms of performance of the systems they are employed in.
Basically microwave transistors can be divided into two different groups:
junction transistors and field effect transistors. This division is mainly caused by the
difference in physical structure, which determines the way they operate, and their
frequency performance. Junction transistors (usually made of silicon (Si) and silicongermanium (SiGe)) include bipolar transistors (BJTs) and heterojunction transistors
(HBTs), in either npn or pnp configurations, whilst FETs (GaAs) include the MESFET
(metal semiconductor FET), the HEMT (high electron mobility transistor), the PHEMT
(pseudomorphic HEMT), the MOSFET (metal oxide semiconductor FET) and MISFET
(metal insulator semiconductor FET) [1],[2].
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Typical performance characteristics of the microwave transistors are given in table
[1]:

Si

Si

SiGe

Ga.4s

GaAs

GaAs

BJT

CMOS

HBT

MESFET

HEMT

HBT

Frequency
range(GHz)

10

20

30

40

100

60

Typical gain (dB)

10-15

10-20

10-15

5-20

10-20

10-20

Noise figure (dB) for
a given frequency
(GHz)

2.0

1.0

0.6

1.0

0.5

4.0

(2 GHz)

(4 GHz)

(8 GHz)

(10 GHz)

(12 GHz)

(12 GHz)

Power handling

High

Low

Medium

Medium

Medium

High

Cost

Low

Low

Medium

Medium

High

High

Necessity of double
polarization

No

No

No

Yes

Yes

No

DEVICE

Table 2.1. Performance characteristics of microwave transistors.

From the table above it can be easily seen that Junction transistors are
particularly useful for the lower frequency range; for amplifiers up to 10 GHz and for
oscillators up to 20 GHz, whilst FETs can be utilised up to 40 GHz in both applications
[1]. The main advantage of FETs over Junction transistors is their very low noise figure,
which makes them particularly suitable for low-noise microwave amplifiers.
In the following sections more detailed characterisation of Junction transistors
and field effect transistors is given.

2.1.1. Bipolar transistors and heterojunction bipolar transistors.

The bipolar transistor is continuously being developed, as the technology
improves, and the upper frequency limit for this device is still moving towards higher
frequencies. Most BJTs and HBTs is fabricated from Si and GaAs-based materials,
which makes them reliable and inexpensive. These transistors have greater linearity than
field effect transistors and are more suitable for wide dynamic range power amplifiers.
They are also preferable for low frequency applications (2-4 GHz) due to their higher
gain and lower cost than FETs .
Since the overall noise figure of the Junction transistors is subject to thermal and
shot noise, the noise performance is not as good as that of FETs, for which noise figure
depends only on thermal noise effects. Typically minimum noise figure of bipolar
transistor increases quadratically with frequency, whilst that for field effect transistors
increases linearly. Therefore, BJTs and HBTs are not suitable for the application where
the noise figure is of primary importance - for instance - LNAs [ 1 ]-[3].
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The typical small-signal hybrid-Tt equivalent circuit of a BJT is shown in figure 2,1 [1]:

Cc

Rh

Collector

Base

Req ^ Ceu---- V:

yJgmVc

Emitter

Figure 2.1. Simplified equivalent circuit for a microwave bipolar
transistor in the common emitter configuration [1].

Typical components of the above circuit and their values are listed in the table below
[11:
Component

Value

Rh (base resistance)

IQ

Rcq (equivalent resistance)

llOQ

Ccq (equivalent capacitance)

18 pF

Cc (collector capacitance)

18 pF

g,„ (transconductance)

900 mS

Table 2.2. Typical values of the components ofBJT's equivalent circuit [I],

This model obviously does not include package parasitics, wTich usually
introduce small series resistances of the ohmic contacts and series inductances of the
bonding leads [1].
In case of BJTs transconductance is higher than for the GaAs FETs (usually 40 60 mS), which leads to higher power gain at lower frequencies [1].
The heterojunction bipolar transistor has some advantages compared to a
conventional Si BJT. Nowadays, AlGaAs/GaAs HBTs, due to significant development
of technology, give excellent microwave performance even up to 200 GHz. HBT gains
its performance from the fact that the wide-bandgap semiconductor is used for the
emitter region and the back injection current is blocked by the energy band discontinuity
[3]. In the case of bipolar transistors, some majority current in the base is injected back
into the emitter which causes degradation of the current injection efficiency and
reduction of the power gain. In comparison with standard BJT, heterojunction transistor
has reduced base resistance, output conductance and emitter capacitance and therefore
improved higher frequency performance.
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2.1.2. Field effect transistors.
Cross section of a typical FET is given in figure 2.2:

Figure 2.2. Cross section of a typical field effect transistor.

The operation of a FET transistor bases on simple phenomena. Positive voltage
applied betw^een drain and source puts in order the flow of electrons. Increasing this
tension intensifies the current flow. The function of the gate electrode is to modulate the
width of the channel and thus to regulate the current Ids High negative voltage applied
on the gate contact pinches off the channel and current flow is restrained. When
negative Vos increases the depletion region shrinks and the channel opens. This
increases the current Ids, which is practically controlled by the electric field put on the
gate. Since the operation of FETs is determined by the gating action, transistor can be
designed to work in either of two modes: normally on (channel current flows with the
zero gate voltage) and normally off (relatively narrow channel is pinched off for zero
gate bias voltage).FETs are usually available with n-type channel since the mobility of
electrons is more than 20 times greater than holes, hence high frequency performance is
obtainable [1 J,f4].
The gate length in commercially available transistors easily reaches 0.2 pm for
which upper frequency limit stretches out beyond 100 GHz. A small-signal equivalent
circuit of FET transistor without parasitics elements is given in figure 2.3:
Gate

Drain

Source
Figure 2.3. Small-signal equivalent circuit for
microwave FET in the common source configuration.

Cork Institute of Tcchnolog}
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For the above circuit typical elements values are given in table 2.3 [1]:
Component

Value

R, (series gate resistance)

in

Rds (drain-to-source resistance)

400

Cgs (gate-to-source capacitance)

0.3 pF

Cds (drain-to-source capacitance)

0.12 pF

Cgd (gate-to-drain capacitance)

0.01 pF

gn,

(transconductance)

40 ms

Table 2.3. Typical values of the components of FET's equivalent circuit.

The circuit shown in figure 2.3 relates to a bilateral transistor and the reverse
transmission coefficient S12 is due to the capacitance Cgj. In most cases a very small
value of gate-to-drain capacitor allows the assumption that transmission coefficient from
drain to gate equals zero ( Si2= 0) and the device is considered to be unilateral.
Field effect transistors are particularly suitable in microwave applications in
frequency range above 5 GHz. Their superior performance in this microwave range is
caused by the high electron mobility effect and the absence of the shot noise. 1 here fore,
FETs deliver good gain and the lowest noise figure from the available devices.
As it was mentioned in previous subsection FETs are divided into several types
due to different physical constructions and utilised materials. The most commonly used
are MESFETs and HEMTs (also called the HJFETs - heterojunction FETs). It is well
known that electron mobility in 77° K in iindoped GaAs material is roughly 3-10^
cmVV s, which is much higher than in typical doped MESFET channel for the same
temperature. Therefore HEMTs have been rapidly replacing conventional MESFETs
virtually in every military and commercial applications, that require low noise and high
gain performance. Since those transistor are both field effect transistors the basic
principles of their operations do not change. The main difference of HEMTs lays in the
epitaxial layers structure shown in figure 2.4 [4]:

W/y/'F-z

GaAs SEMI-INSULATING SUBSTRATE

Figure 2.4. Cross section of a typical HEMT.

As it can be seen from the above figure a typical HEMT's physical structure
consists of 3 more epitaxial layers than FET's. The intention of this configuration is to
increase the performance of a field effect transistor. In this case three additional layers
create “heterojunctions”. For HEMTs these layers are grown with the same lattice
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Constance, whilst for pHEMTs with different. The buffer layer is grown to separate the
transistor from the defects of the semi-insulating substrate and up to this point the
structure is identical to MESFET's one. The channel layer deposited in the next step
includes two dimensional electron gas 2DEG as a result of band-gap between the
channel layer and “spacer”. This phenomenon provide very high mobility electrons,
since they are allowed to travel only in two dimensional space and flow in a high
electron mobile GaAs. The spacer layer insulates these electrons from any donors in
n+AlGaAs layer. The n AlGaAs layer works as a Schottky contact, whilst n+GaAs as
low resistance contact layer [4].
This arrangement of layers makes the HEMT transistors very attractive in all
microwave applications, where good gain and noise performance for frequencies up to
100 GHz are desirable. Particularly they seem to be the best choice for low noise
microwave amplifiers.
In this section short review regarding the microwave transistors has been
presented. Several types of devices has been examined from both noise and gain aspects,
short description of how they operate has also been given. It clearly reveals, from the
above investigation, that the most suitable transistors for low noise amplifier for UWB
receiver are high mobility electron transistors - HEMTs.

2.2. Typical microwave amplifiers topologies and their parameters.
Although several transistor configurations are possible, only common-source and
common-gate (especially in CMOS technology) topologies are suitable for higher
microwave frequency applications. In the case of common gate, for low frequency
range, the gate-to-source capacitance has significant reactance and the input resistance
looking into the source terminal equals l/g^, therefore proper choice of the device and
biasing condition can give perfect match at the input. This topology suffers, however,
due to high noise figure and lower gain for the higher frequencies in comparison to
common source [5], [6]. Therefore common-source is more preferable for the low noise
and high gain microwave applications and is free from the constraints referring to
common-gate.
The frequency characteristic of the common-source topology can be improved by
the use of “inductive source degeneration” which does not introduce noise to the
circuit. This series negative feedback reduces the gain of the amplifier, but gives the
possibility to affect the input impedance of the amplifier and the optimal input reflection
coefficient which ensures the minimum noise figure. Moreover, in some cases, ideal
lossless Inductive degeneration moves the source impedance for optimum NF towards
optimum power match. However, since most commercially available FETs is potentially
unstable, it can contribute to the reduction of the area of stability on the Smith chart - it
changes the placement of output stability circles of the particular transistor. Therefore, it
may reveal that an amplifier, which has superior gain flatness and good input and output
matching, is unstable for some frequencies in the band of interest.
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Typical common-source configuration with inductive degeneration is shown in figure
2.5:

Figure 2.5. The common-source topology
with inductive source degeneration.

Since the inductance value needed at microwave frequencies is in order of 0.1
nH, inductive degeneration can be obtained simply by placing short, narrow pieces of
microstrip line between source terminal and the ground plane. The source degeneration
phenomenon is shown in figure 2.6 [7]:

V?

0

I

. 0..... :i.... it.:.

p * A yd. ^

\''M
\

*

■#'

' ..v ^ ^
*//

-0 V-...

^ ^ yi

------- . a
....
“■'n

r r »■<) ii*

1 0 ic '"■5.0

Figure 2.6. Optimal reflection coefficient rg,opt for
minimum noise figure and reflection coefficient, with and
without degeneration [7].

From the above figure one can see that for a narrow frequency range, by varying the
degeneration and load impedances, it is possible to obtain optimal noise input reflection
coefficient coincident with the conjugate of the input reflection coefficient of the
amplifier, yielding it this way simultaneous matching for noise and gain [7].

2.2.1. Reactively matched amplifier.
Reactively matched amplifiers derive the most gain from the given FET
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transistor and also introduce the lowest noise. However, achievable bandwidth tends to
be the most restricted from the all possible structures and reaches up to a hundred
percent. Typical block diagram of the lossless matched amplifier is shown in figure 2.7
[8]:

•Zl

Figure 2.7. Block diagram of the reactively matched FET (HEMT) amplifier.

The power gain characteristic of
approximated by equation 2.1:

FET and HEMT transistors can be

2.1)

{,

The operating power gain of the device loaded resistively has a roll - off of -6
dB/octave. Thus if the amplifier is to be designed for constant gain in particular range,
the gain slope of the transistor has to be compensated in input and/or output matching
networks. In order to achieve that the input and/or output matching networks have to be
designed to reflect excess power and maintain a flat gain response [8J. It can be only
achieved by the selective mismatching of the input and/or output impedance of the
transistor and source and load impedance, respectively. This increases input and output
reflection coefficients of the amplifier and wastes energy of the input signal. Lossless
matching networks can not provide gain compensation and minimum reflection
coefficient at the same time. Therefore, it is desirable to obtain impedance matching and
slope gain compensation in separate parts of the amplifier - with utilisation of interstage
networks.

2.2.2. Lossy matched amplifier.
Lossy matched amplifier tends to incorporate two approaches: reactive matching
for higher frequencies and lossy matching for lower frequencies down to DC. A very
broadband (1-2 octaves) frequency characteristic is obtainable with reasonable gain.
The noise properties, however, are sacrificed because resistive components introduce
thermal noise to the overall circuit. This structure suffers also due to power dissipation
in the resistive elements, which significantly reduces the achievable gain of the
transistor.
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A typical lossy matched amplifier incorporating resistors
2.8 [9]:

R\

and R2 is shown in figure

Figure 2.8. Lossy matched amplifier configuration.

In figure 2.8 resistors Ri and R2 are used to provide slope gain compensation by
introducing high and low attenuation for lower and upper frequency ranges,
respectively. They also provide relatively broadband input and output matching at the
expense of low gain, low output power and high noise figure [lOJ, [11]. This structure,
however, is relatively small, has low power consumption and therefore is suitable for
cascaded configurations.

2.2.3. Feedback amplifier.
The feedback amplifier configuration allows to control gain flatness, input and
output impedance. This class of amplifiers gives as broadband characteristic as lossy
matched amplifiers, but suffers even more in terms of noise figure and gives less gain.
However, proper choice of the feedback elements can significantly improve the
amplifier's stability. A typical feedback amplifier's structure is shown in figure 2.9 [9]:
Lfb

Rfti

Figure 2.9. Feedback amplifier configuration.

The amplifier shown above employs shunt feedback between the drain and gate
terminals of the transistor. This feedback path consists of three elements: resistor Rfb,
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inductance
and capacitance C^, which are responsible for the particular behaviour of
the amplifier. The value of the resistor allows control of the gain and bandwidth of the
amplifier, the capacitor blocks DC current flowing between drain and gate from the bias
supply, while L(b, Lj and Ls are used for frequency control of the feedback [10].
Inductances Lj and Ltb are used to extend the bandwidth of the amplifier due to
compensation of the parasitic elements of the transistors - Lj compensates the capacitive
component of the output impedance (yielding improvement of VSWR), whilst Ljb
reduces effectiveness of the feedback for higher frequencies [10]. In practice Lj is
mainly responsible for extending band of the amplifier, whilst Lfb ensures gain flatness
over frequency band of interest. Inductances Li and L2 in conjunction with Cfb also
determine the amplifier's bandwidth [9].
This structure has several advantages:
Easy to realize.
Higher power-added efficiency than distributed amplifiers.
Offers cost-effective multi-octave bandwidth.
Excellent gain flatness and unconditional stability.
Provides fairly good input and output match.
The main drawbacks are:
•

Significant noise figure.

•

Low output power.

The poor noise figure performance of the amplifier is mainly caused by the
thermal noise introduced by resistor in the feedback loop. The implementation of
feedback microwave amplifiers is practically feasible only in MMIC technology, since it
allows to exclude most of the significant parasitics from the circuits.

2.2.4. Distributed amplifier.
The idea of distributed amplification was proposed by W.S. Percival in 1935,
who investigated the influence of the transconductance and capacitance of the
conventional electronic valve on the gain-bandwidth product. He found that distributed
amplification can be achieved by absorbing input and output capacitances of the active
devices into artificial transmission lines yielding an amplifier with bandwidth from DC
up to the cut-off frequency of input and output transmission lines.
Distributed amplifiers are a class of devices with ultra-broadband characteristics
- even of several octaves. Their bandwidth reaches low frequencies down to few
hundred of megahertz and stretches up to tens of gigahertz. They offer moderate gain,
rather poor noise figure and require quite large DC power.
There are two different structures: the travelling wave distributed amplifier
(TWDA) and the cascaded single-stage distributed amplifier (CSSDA). Figure 2.10
illustrates a typical TWDA structure with identical transistors [9]:
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One can see that a number of microwave transistors are connected between input and
output transmission lines, which are terminated into characteristic impedance Zq.
Therefore, the input and output impedance of the device is absorbed by the gate and
drain transmission lines (in this case - lumped inductors), respectively. The input signal
travels down the gate line and is transferred to the drain branch through the FET's
transconductance, then the amplified signals travel down the drain line towards the load
and adds constructively to yield gain. The amplifier has to be designed so that the total
phase delay for the drain and gate lines are the same, and all travelling signals arrive at
the load in phase with one another and the constructive superposition takes place. The
gate and drain terminations tend to absorb any uncancelled waves travelling in the
opposite direction. This phenomenon assures that the input and output impedances of
the amplifier have ideally only resistive components and are constant over a very wide
frequency range, providing very broadband matching.
The main advantages of this structure are very wide bandwidth and
unconditional stability, whilst poor output power, high noise figure, high complexity
and costs belong to its drawbacks. This amplifier finds its applications in: electronic
warfare, radar and broadband communication systems [9].
The CSSDAs tend to improve some of the TWDAs' drawbacks. This structure is
more efficient in terms of gain, output power, complexity and gives a more compact
circuit with fewer devices to produce desirable gain-bandwidth product. A typical
CSSDA topology is illustrated in figure 2.11 [9]:
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Znd

Ld/2

Ld/2

-_rm.

I ■■

Output

Figure 2.11. CSSDA configuration.

In this configuration, the input signal excites the gate termination of the first
transistor which, through its transconductance, conveys and amplifies the signal and
excites the gate termination of the subsequent device. As a result, the incoming wave
travels down the cascade and appears at the output as an amplified signal. The series
feedback adds external inductance to the source terminal of the each stage. The
efficiency of this structure is superior in comparison to TWDA, for instance it gives
twice as much gain for the same bandwidth and number of FETs employed. However,
this topology is relatively difficult to realize in practice because [9]:
• The series feedback is difficult to realize and is very sensitive to frequency
and might cause instability.
• The design requires high transconduetanee transistors (greater than 50 mS) to
compensate losses caused by the feedback.
Stability of the amplifier requires speeial attention because significant gain of the
deviee may contribute to the excessive coupling between the output and input terminals
and may cause instability.
Distributed amplifiers are practically realized only in MMIC technology because
there are no package and mounting parasitics to deal with. Extensive theoiy' regarding
distributed amplifiers and practical design examples are given in [8],[9].

2.2.5. Balanced amplifier.
As mentioned above, reaetively matched amplifiers give the best noise figure
and gain performance, but suffer in term of the return loss (input/output reflection
coefficient). To prevent the reflected energy causing standing waves on the transmission
lines between the source and the amplifier, a balanced structure ean be employed. Two
couplers or power dividers have to be implemented: one at the input to split the energy
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of the incoming signal into two equal parts and feed the two single transistor amplifiers
working m parallel, the second to combine the energy of the amplified components of
the signal and deliver them to the load. A typical, frequently used coupler in microwave
applications is interdigital Lange coupler, which four-finger structure in microstrip
technology is shown in figure 2.12;

Figure 2.12. Interdigital Lange coupler on organic-ceramic substrate.

In case of an ideal 3dB coupler the input signal is divided into two parts, which
appear at the coupled and direct port. Both signals have the same amplitudes, whilst the
phase shift related to the input is equal to 0° and 90° for the coupled and direct ports,
respectively. It is worth mentioning that independently, of whichever port is exited with
the incoming wave, the geometric relation between the four ports is the same.
In practice, balanced amplifiers may be implemented with Lange couplers or
Wilkinson dividers with an extra 90° line m the one arm to obtain wave cancellation.
The Lange couplers are more compact than Wilkinson dividers, but suffer in terms of
the bandwidth (only up to an octave) and equal division of the power of the incoming
signal.
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A typical balanced amplifier diagram is illustrated in figure 2.13:
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Figure 2.13. Schematic of the balanced amplifier.

In figure 2.13 the amplifiers A and B are assumed to be identical and incorporate
input and output matching networks, active devices and interstage matching. In case of
ideal hybrid couplers (Lange couplers) the incoming wave is divided equally into two
signals V] which appear at the inputs of the two amplifiers A and B. Due to poor
matching the reflected waves Sha and Sub travel backwards to the source and the
characteristic impedance terminal Zq. The phase shift between reflected waves is equal
to 180 ° and perfect wave cancellation takes place. Therefore, effective matching seen
from the input of the coupler is significantly improved. A similar effect occurs at the
output of the balanced amplifier.
This type of structure has some disadvantages:
•

More complex in comparison to a single-stage amplifier.

• Consumes twice as much power as a single-stage amplifier.
•

Does not improve output power.

However it has a number of interesting advantages [1 ]:
•

Reflections from the input/output of the single-stage amplifiers are absorbed
in the coupler terminations, improving input/output matching.

•

Each stage of the balanced structure can be optimized for noise figure or gain
flatness, without concern for input and output matching.

•

If a single amplifier fails - the overall gain drops by -6dB.

•

Bandwidth is practically limited by the employed coupler or divider and
usually reaches an octave or even more.

• The overall noise figure in comparison with a single-stage amplifier is not
affected since F=[F^ + Fi^)l2 , where Fa and Fb are the noise figures of
the single-stage amplifiers.
noise

Based on the information given above seems that the best topology for a low
broadband microwave amplifier, which is a subject of current work, is the
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balanced amplifier. From the all structures presented so far it provides a trade off
between the desirable parameters for LNA - noise figure at the level o single-stage
amplifier, relatively high gain and good input and output matching to the 50fl system.
Basic theor)' and a short design review regarding the balanced amplifiers is
provided in the following ehapter.

2.3. Technology.
The invention of planar transmission lines (stripline and mierostrip) in the early
1950s, allowed to replace bulky and expensive waveguide and coaxial components in
microwave applications. The microwave planar technology gave the opportunity to
realize several microwave functions in the reduced size and achieve large-volume
production with high quality reproduction process. It was also the basis for the
successful introduction of hybrid integrated circuit technology, which contributed to the
revolution in microwave design, specially with high quality alumina substrates, low-cost
thin film metallization process and high resolution photoetching. This advantages and
introduction of HEMT transistor established hybrid technology as a high reliable and
cost effective process for many microwave applications during the last 30 years.
Another step in microwave development was invention of GaAs semieonductor
based technology MMIC - microwave monolithic integrated circuits, in mid 1970s. This
technology was first to introduce full integrated manufacturing process: all active and
passive components as well as interconnections are grown on semi-insulated substrate.
MMlCs provides cost-effective, high reliable, small size, low weight, reproductive
microwave cireuit on a single chip [12]. During the past 10 years this technology has
been improved significantly, specially in terms of cost production, miniaturization,
integrity, power consumption and reliability.
Nowadays, independent of manufaeturing teehnology, the design of microwave
circuits is supported by 2.5 and 3D microwave software tools.
This subsection provides short description regarding the commonly available
technologies utilised in microwave applications, characterises their intrinsic features
with special emphasis on advantages and disadvantages as well as gives simple
manufacturing process illustration. It starts form the most common - planar technology,
then introduces both hybrid technologies: thick and thin film, follows through LTTC
and ends up with MMIC and CMOS. Each of the processes is considered from the
broadband performance and miniaturisation flexibility.

2.3.1. Planar technology.
Nowadays planar circuit technology is mostly used for passive microwave
applications, printed antennas and rather simple and inexpensive active devices. In this
case the design starts from the choice of the substrate with desirable parameters. These
parameters determine the design of the circuit, its overall behaviour and performance.
Microwave substrates are usually characterized by: permittivity, loss tangent and their
variation in frequency and temperature, substrate and metallization layer thickness and
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their fluctuation in temperature. Typical commonly utilised microwave substrates PTFE (polytetrofluoroethylene) ceramic, PTFE glass and hydrocarbon ceramic, are
suitable for high power, low-cost applications. They also give desired moisture
absorption and rigidity. Typical currently available microwave substrates and their
parameters are given in table 2.4;
Product
RT/Duroid
5880
Rogers
I
Coip.

Composi
tion

PTFE glass
fiber

Dielectric
constant Sr
at lOGHz

tan S

Standard
thickness
mm

Copper
cladding
pm

0.127, 0.254, 0.381,
0.0009 at 10 GHz 0.508, 0.787, 1.575,
3.175

,^

Moisture
absorption
%

0,02

rRT

RT/Duroid
6006
Rogers
Corp.
TMM lOi
Rogers
Corp.

PTFE
ceramic

6.15± 0.15

Mydrocarbo ' ^
n ceramic

^ ^ ^45

0.0027 at 10 GHz

0.254, 0.64, 1.27,
1.9, 2.5

8, 17, 35, 70

0.05

0.0020 at 10 GHz

0.381 - 12.7

8, 17, 35, 70

0,16

18, 35, 70

0,02

RE-35
Taconic
Corp.

PTFE
ceramic
reinforced
woven glass

TLX-9
Taconie
Corp.

PTEE
woven glass

0.0019 at 10 GH

0.13-0.78

18, 35, 70

0,02

CER 10
Taconic
Corp.

PTEE glass
fiber

0.0035 at 10 GHz

0.64, 0.76, 1.19,
1.27, 1.58, 1.91,
2.54,3.18

18, 35, 70

0,02

0.0018 at 1.9 GHz 0.25, 0.5, 0.76, 1.52

Table 2.4. Typical microwave substrates with basic parameters.

Substrates are available with aluminium, copper or gold cladding. The resistance of the
cladding depends on the surface resistivity of the material and on the skin depth, which
determines the thickness of the metallization layer. Independent of the application,
cladding thickness “must be at least three to four times the skin depth to include 98% of
the maximum possible current flowing within the conductor” [12]. The surface of the
cladding has to be levelled by polishing as much as possible, to reduce the current flow
path.
Since the wavelength of the signal determines the size of the microwave
distributed circuit and is inversely proportional to the square root of the permittivity of
the substrate it propagates in, increasing the 8r by the factor of 100 reduces wavelength
(and therefore circuit dimensions) 10 times. This feature is particularly useful in the
lower frequency range, where higher-permittivity substrates allow to design more
compact circuits. There are also several high dielectric constant (8r = 25 - 95) ceramic
substrates composed on titanate materials, which provide great size reduction. Flowever,
at the high frequency range it is usually difficult to obtain high characteristic impedance
microstrip lines due to restricted pattern resolution of the process, and, in this case, it is
better to use lower dielectric constant substrates. A typical PCS substrate - FR4 does
not provide desirable electrical parameters. Its high loss tangent (0.017 at 1 GHz)
practically excludes it from the use in any of high frequency applications.
Planar circuits are usually fabricated with the aid of a photoetching process. The
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main principles of this process are shown in the flow chart in figure 2.14:
PCB is cleaned Co
Cleaning and
optical inspection

contaminants and
improve
photoresist
adhesion

A

Exposition on light
' polimerization of
the photoresist

t

T

T

T

Figure 2.14. The flow chart of the planar technology process.

The main principle of the process is based on the proper preparation of the PCB
(cleaning) and mask of the circuit, which is usually exported from the commercial CAD
tools and printed on the transparent foil. Exposition with the certain wavelength of the
light causes polymerization of the photoresist and the circuit is developed in the
developer bath, in which all the soluble areas of photoresist are removed. Then short
inspection of the developed circuit takes place and the process goes to the next phase etching. In the etching bath the uncovered areas of cladding are removed, before which,
if there is a need the ground plane of the board should be secured from etchant.
Afterwards the whole circuit is cleaned with alcohol and undergoes visual inspection
[12].
The preceding process describes basic steps needed to obtain microwave printed
circuit with printed distributed elements like inductors and capacitors. If it is necessary
the holes for via-holes are drilled (to obtain ground connections) and all the lumped and
active components can be solder to the soldering pads. Those components are usually
SMD elements (resistors, capacitors and inductors) and package active devices (diodes,
transistors, mixers etc.).
From the microwave designer point of view the most interesting aspects of the
planar technology are its constraints and possibilities, specially in terms of the
resolution and tolerances. A typical microstrip width and gap dimensions, and
tolerances are given it table 2.5 [13].
Typical planar process

High - end planar process

Minimum microstrip width and
gap

0.2mm

0.125mm

Tolerance

± 0.025mm

± 0.01mm

Smallest via hole diameter

0.5mm

0.2mm

Maximum number of layers

4

6

Table 2.5. Typical minimum dimensions and tolerances for planar technology [13].

34

2. The State of the Art.

From the table above one can see that some of the microstrip circuits that require narrow
microstrip lines and gaps, especially at the higher frequencies, are not feasible in planar
technology. The accuracy is determined by the control of etching process and relatively
thick (usually 35 or 18 pm) cladding.
This technology bears also another difficulties, which are very important in
microwave design. When the frequency increases the sizes of the distributed circuits
elements are comparable with the wavelength, which means that they are susceptible to
undesirable resonances. Moreover each piece of transmission line has its own parasitics:
inductance per unit length and capacitance to the ground. That means that each of the
passive and active components incorporated into a circuit must have their own
equivalent circuit included into the simulation. This equivalent circuit takes into account
all the parasitics. The equivalent circuit of the ideal 603 capacitor (pure capacitance) is
shown in figure 2.15:

Figure 2.15. Equivalent circuit of the ideal 603
capacitor mounted on the microwave substrate.

The circuit shown in the figure above takes into account series inductances Ls
and parallel capacitances Cp of the pads the capacitor is soldered to. It does not consider
an equivalent circuits of the given capacitor, which actually is far more complex.
Based on the information presented in this subsection one can notice evident
advantages of the planar technology:
•

Simplicity

•

Low cost of production

•

Moderate accuracy of the process

•

Gives good results

• The best “first approach” technology
However it has some intrinsic disadvantages:
Restricted minimal dimensions of the width and gap of microstrip lines
Difficult control of an etching process
Poor reproductivity
Limited possibilities of size reduction and circuit integration
Application restricted to 20 GHz
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2.3.2. Hybrid integrated circuits.
Hybrid integrated circuit technology has been widely used in many microwave
applications in the frequency range of 1 - 20 GHz. High reliability, versatility and high
level of integrity belong to the main advantages of hybrid MTCs.
This subsection tends to introduce three main hybrid technologies: thick-film
technology, thin-film technology, and low-temperature co-fired ceramic.

2.3.2.1. Thick-film technology.
Thick film technology is based on deposition of organic fluid pastes containing
silver, gold, carbon and platinum-silver components. These pastes are usually printed
onto ceramic substrates, subsequently dried (T=150°C) and fired (T=850°C) at high
temperatures to burn off the organic carrier and leave main ingredients hardened on the
substrate. This process allows to create microwave circuits on several layers and is
widely used in lower microwave frequency range.
In table 2.6 the most important parameters of the typical thick-film substrates are
given;

Product

Composition

Dielectric
constant tv
at lOGHz

tan 6

Standard
thickness
mm

Moisture
absorption
%

Coefficient of \
thermal
expansion
CTE

(w^rc)

Alumina 90R

A1203 91%

10.3

0.005

0.2543.048

0

8.4
(25°C-1000°C)

Alumina 96R

AI2O3 96%

9.5

0.0004

0.2543.048

0

8.2
(25°C-1000°C) ^

Table 2.6. Typical ceramic substrates for thick film technology.

There are also BeO (beryllia) and AIN (aluminium nitride) substrate used for
thick film circuits, however those mentioned in the table above are the most popular.
One layer screen printing process is shown in figure 2.16;
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Mesh is designed to reflect
the pattern of the circuit.

Squeegee moves within the
frame and squeezes the
paste through the mask.

After the mask is removed
drying and finng take place.
Ah03 Substrate
■
/

/ /

/

■

/

Figure 2.16. One layer thick film printing process.

The printing, drying and firing are repeated to obtain multilayer circuit (up to 10
layers) in the fully automatized way, with good repeatability. Material used for resistive
pastes is ruthenium doped glass (RUO2), for conductors are gold, silver or copper, whilst
dielectric materials are low permittivity and loss glass-ceramic compositions and are
usually chosen to have comparable CTE with the ceramic substrate. Active components
are usually attached externally at the top layer of the circuits [14]-[15].
Since its invention in 1942, thick film technology has improved significantly and
nowadays provide quite good resolution and tolerances. Typical parameters of printed
conductors, resistors, capacitors and inductors are given in the table 2.7 [14]-[15]:

Conductor

Resistor

Capacitor

Inductor
Via hole

Conductors inks

All, Ag, AgPt

Thickness

8-10 pm

Minimum line width

50 pm

Minimum spacing

50 pm

Tolerance

±10 %

Resistive pastes

10mf2/sq- IGfl/sq

Resistance range

O.IQ- lOGQ

Tolerance

up to 0.25 % (laser trimmed)

TCR

100ppm/°C- 15 ppm/°C
(-55°C- 125°C)

Capacitance range

2pF/mm^ - 200pF/mm^

Tolerance

±20 %

Inductance range

2nH -lOOnH

Tolerance

±20%

Minimum diameter

100 pm

Table 2. 7. Typical parameters of the thick film process [14]-[l 5J.

37

2. The State of the Art.

From the information presented above one can easily notice several advantages
of thick film process:
•

Screen printing eliminates the need of using solder joints, which improves
reliability and repeatability

• Very good thermal dissipation transfer
•

Unlike the etching process saves materials (specially expensive metals)

•

High voltage and current handling capability

•

Inexpensive

•

Good integration and size reduction capabilities

On the other hand this technology has some weak points;
• The sheet resistivity of the conductor inks is higher than traditional copper
plated laminates
•

Deposition technique is more difficult to automatize than etching or removal
processes

•

Relatively poor tolerances of the printed lines, capacitors and inductors

Thick film technology finds its application mostly in power microwave circuits,
and in those devices that are expected to withstand harsh environmental conditions
(broad range of temperatures, moisture, vibrations etc.). This includes industrial,
medical and aerospace applications.

2.3.2.2. Thin-film technology.
Since high performance circuits require precise technology of manufacturing,
better control of deposition or etching process is a must. It is well know that the total
tolerance of microwave transmission lines is directly related to the thickness of
metallization, thus the thinner the conductive layer, the tighter tolerances are achievable.
Thin film technology is a process, in which the thickness of the conductive cladding is
practically reduced to the five time of the skin depth (for the low microwave
frequencies)and therefore provides very good resolution and tight tolerances. This
technology is suitable practically in every microwave design, from communication and
industrial applications, through automotive and medical, up to radar and aerospace
devices.
This process is generally very similar to the typical planar technology. The
adhesive, resistor and metallization films are deposited onto a substrate using sputtering
techniques. As a substrate either alumina, beryllia or sapphire can be used for the
carrier. The typical microwave substrates and their parameters are given in the table 2.8
[16]-[17]:
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Product

Composition

Dielectric
constant
Er at
lOGHz

Alumina
polished

AI2O3 99.6 %

9.9

Alumina
asfired

AI2O399.6 %

Beryllium
Oxide

BeO 99.5 %

Aluminium
Nitride

AIN 98 %

Sapphire

AI2O3 100 %

tan S

Standard
thickness
mm

0.0001

0.127-0.635

Coefficient of
Surface
Moisture
thermal
roughness absorption
expansion
nm
%
CTE (lO-YC)
8.2
<26

0

52-77

0

(25°C-1000°C)
8.2
9.9

0.0001

0.127-0.635
(25°C-1000°C)
9

6.5

0.0004

52-104

0.254-0.635
(25°C-1000°C)
4.6

8.6

0.001

0.127-0.635

<52

■

<26

0

(25°C-300°C)
11.5

0.0008

0.254-0.635

5.3 at 25°C

Table 2.8. Typical substrates and their parameters for thin film technology [16]-[17].

As it can be seen from the table above alumina substrates have superior
microwave parameters: high dielectric constant, the lowest loss tangent and very good
surface finish. Therefore they are the most popular materials used for the base boards in
thin film process.
Another very interesting aspect of this technology is the choice of the
metallization layer. The choice of the conductors is not trivial and may significantly
affect performance of the microwave circuit. Since the very good conductors indicate
poor adhesion to the ceramic substrates a stack of different conductive layers is needed
to provide good adhesion and low loss propagation of microwaves. The typical metal
combinations deposited on alumina substrates are presented in table 2.9 [16]-[17];
Pb/Sn solderability

Applications

Poor

Devices processed
at high temperature
and/or requiring a
wire bounding

Possible wire
bounding problems
Withstands
due to Ni to Au
excursion to 325°C
diffusion when
processed > 300°C

Good (time and
temperature
restricted)

Devices processed
at high temperature
requiring a
solderable film

Possible wire
bounding problems
due to Ni to Au
diffusion when
processed > 300°C

Good (time and
temperature
restricted)

High conductivity
film for both
soldering and wire
bounding

Possible wire
bounding problems
due to Ni to Au
diffusion when
processed > 300°C

Good (time and
temperature
restricted)

Designs requiring
high precision low
TCR resistors

Metallization

Advantages

Disadvantages

WTi/Au

Withstands
excursion to 450°C

Not Pb/Sn
solderable

WTi/Ni/Au

Cr/Cu/Ni/Au

High conductivity
film
Pb/Sn solderable

Pb/Sn solderable,
NiCr/Ni/Au

Low TCR
(± 50ppm/°C)

Table 2.9. The typical combination of metallization layers for thin film circuits.

Each layer in the stackup has its function. The first film is called the seed layer
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and tends to improve adhesion to the substrate. It is usually Cr or NiCr sputtered directly
on the ceramic surface and the thickness is in order of 0.1 fim. These two metals are
rather poor conductors (bulk resistivity 18 and 8.7 pfl-cm, respectively) and therefore
the seed layer has to be very thin to assure that the majority of current density will be
concentrated within the main conductor - usually copper film. Moreover utilisation of
Ni is highly restricted since it is ferromagnetic material (permeability even 10000) for
which the skin depth for any given frequency is much less than in typical diamagnetic
metal (copper, gold, silver - permeability close to 1). Therefore the maximum
conductivity of the nickel is about 3% of the conductivity of gold thin film and for RF
and in microwave applications should be used neither as a seed layer nor the main
conductor.
Another metal deposited on the seed layer is the main conductor. This should be
highly conductive metal, like copper. This is usually relatively thick film (3-8 pm) and
conveys the current with the lowest possible attenuation. The main problem with
copper is that it oxidises when exposed to the atmosphere, so it has to be preserved with
additional finishing film. Ideally it would be perfect to finish the top with the pure gold
layer. However in the room temperature copper to gold inter-diffiision takes place.
When copper penetrates the thin gold film and reaches its surface the alloy formed in
this way has the electric resistivity greater than resistivity of either component. This
alloy may be localized in the area of the skin depth penetration and contribute to
increase in losses. To prevent this phenomenon the diffusion barrier is required. This
function can be fulfilled by the thin (1 pm) nickel film sputtered on the copper film. The
whole stack of layers is usually finished with very thin gold film (0.5 pm) [18]. The
other think that is worth to bear in mind is high solubility of gold in solders containing
lead, thus soldering process has to be well controlled in terms of temperature and time
of soldering [16].
There are two main processes of forming the metallization stackup that are
commonly used in thin film technology - electroless and electrolythic. The major
differences between them are depicted in figure 2.17:
Electroless

Electrolythic

Cr and Cu are plated on the
ceramc substrate. Unwanted
areas of the surface are
protected by the mask

Ni is plated on the exposed
areas of the copper layer

Photoetching process takes
place forming copper circuit

Ni is deposited on the all
exposed sides of the tracks
(top and sidewalls)

|

Au 0.1-0.25um
Au IS deposited on the all
exposed sides of the tracks
(top and sidewalls)

Obtained circuit is protected
with the mask and the whole
unwanted areas are etched

Substrate
0.127 - 0.635

Figure 2.17. Typical thin film processes flow chart.
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As one can see from the above figure two different metallization finishes are
possible. Since nickel is highly resistive, ferromagnetic metal electroless process is
practically not suitable for microwave applications due to high concentration of currents
at the edges of the microstrip lines. In this case majority of current will flow through
nickel layer causing significant increase of losses. The electrolythic process is free from
this drawback, suffers however from the copper sidewalls oxidization.
The typical parameters and constraints of the thin film technology are given in
table 2.19 [16],[17];

Metallization

Cr, Cu, Ni, Au, TiW, Pt

Thickness

3-10 pm

Minimum width

5-10 pm

Minimum spacing

5 pm

Tolerance

±5 %

Conductor

Sputtered film type

CrNi

TaN

Sheet resistivity

50-200 f2/sq

10-200 n/sq

Resistance range

\Q. - IMD

Tolerance passivated
(laser trimmed)

± 10% (± 0.1%)

Resistor

TCR
Capacitance range

Capacitor
Tolerance

0±50 ppm/°C

-100±50ppm/°C

0.1 - 50pF
± 1

5%

Inductance range

0.1 - 25 nH

Tolerance

± 10%

Minimum diameter

50 pm

Minimum spacing

50 pm

Inductor

Via hole

Table 2.10. Typical parameters of thin film technology [16]-[17].

From the above table one can see that thin film process provides very good
resolution with tight tolerances. It has superior features when compared to thick film.
However, it is also more complex and requires better control of each stage of
manufacturing. Resistors are usually obtained by sputtering high resistive films,
capacitors are formed as a MIM structures, whilst inductors as a spiral structures with
high conductive metal coils. All the active components needed in the circuit are attached
at the top of the finishing layer by soldering or bound wiring.
The main advantages of this technology are;
• Very good resolution
•

Tight tolerances

• Very good thermal transfer
• TCE of the ceramic substrate is comparable to TCE of the silicon
•

High size reduction and integration capabilities
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On the other hand, however, it has some drawbacks:
•

Complexity of the manufacturing processes

•

Relatively expensive

•

Problems with soldering and bounding

Thin fdm technology finds its applications mostly in high performance
microwave circuits, that have to maintain their parameters independent on time and
harsh environmental conditions. That includes: medical, militaiy and industrial
applications.

2.3.2.3. Low-temperature co-fired ceramic technology - LTCC.
Low temperature co-fired technology integrate some features of the processes
presented in the preceding subsections. It is the most versatile process form the all
commonly used in microwave field and probably has the brightest future ahead. This is
the multilayer process that can be used to manufacture low cost, high performance
microwave devices. Moreover due to its flexibility it allows to obtain simple structures
like filters, couplers as well as complex subsystems that include buried passive
components, IC and MMIC circuits, chip and package devices [19]. Since the design of
multilayer circuits that incorporate many different components is not trivial the aid of
EM software simulators is a must.
This process is based on the several basic stages, which are clearly depicted in
figure 2.18 [12], [20], [21], [22]:

Conductor printing

y-------- 7
Burnout and
f,nng

EE] 7

Figure 2.18. The flow chart of the LTCC process [12],[20],[21],[22].

In principle LTCC technology is quite similar to the thick-film technology. The
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main distinction between them is that LTCC doesn't use base substrate. Instead it uses
the“green tape” which is formed by ceramic powder and organic resin. The strong point
of the process, unlike the thick film, is that up to certain stage all the operations are
performed in parallel and the stackup of all layers is burned (to remove resin) and
afterwards fired only once. When desired multilayer structure is tested all passive and
active components, MMICs and ICs can be soldered or bounded to the top and bottom
surfaces of the structure. A typical cross section of the LTCC circuit is shown in figure
2.19:
LTCC

module

Figure 2.19. Cross section of a typical LTCC
structure.

One can see from the figure 2.19 that burying the passive components leaves
more surface space for active devices and increases circuit per substrate ratio [23].
Buried passives components are usually: parallel plate capacitors, spiral inductors and
thin film resistors.
Typical process capabilities and constraints are given in table 2.

Green tape

Conductor

Composition

AI2O3 based

Thickness

100-350 pm

Shrinking x, y, z

12-15/12-15/15-17 [%]

Dielectric constant e,

7-9

tan 5

0.001-0.006

TCE

5.8 - 6.7 pm/K

“i

Maximums number of layers

80

Conductor inks

Au, Ag

Thickness

10-20 pm

Minimum line width

80 pm (thick
20 pm (thin
film techniques) film techniques)

Minimum spacing
Tolerance

Resistor

[24]-[22]:

80 pm

20 pm

10%

±5 %

±

Thick film resistors
Thin film resistors

h

Thick film capacitors

Capacitor
Thin film capacitors
Thick film inductors

Inductors

Via hole

Thin film inductors
Minimum diameter

150 pm

Minimum spacing

150 pm

Table 2. II. Typical LTCC process parameters.
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From the table 2.11 it is obvious that LTCC technology combines what best
from thick and thin film techniques. If the design requires relatively low resolution, then
thick film techniques (screen printing) fulfil the expectations, however when there is a
need for high performance, compact devices thin film process (photo-imagining) can be
used.
LTCC process is very versatile and has fantastic capabilities in terms of circuit
integration and miniaturization of the whole systems. The design of LTCC circuits is
very demanding from the designer point of view. Since LTCC offers very flexible way
of designing the modules, there are not commercially available electrical models of the
components incorporated into the circuit, like it is provided for typical single layer
design. Three dimensional deployment of the components implies that parasitic
couplings between the elements on the adjacent and not-adjacent layers may occur. This
makes the design even more difficult and practically impossible without full-wave 3D
simulators. This problem becomes even more severe since buried components are
impossible to be measured and then characterized [25].
All the informations presented above lead us to obvious conclusions regarding
advantages and drawbacks of the LTCC technology. The advantages are;
The most versatile and flexible technology from the all commonly available
Excellent for multilayer design
High degree of integration due to embedded elements (R, L, C)
Good mechanical and environmental properties
Low cost (particularly for silver systems)
Only one firing operation reducing costs and time of production
Vei7 good microwave properties allows to open design for the new types of
microwave devices (baluns, filters etc.)
Very good performance
On the other hand there are some disadvantages;
•

Difficult control of firing process

•

3D microwave models of components are still not available

•

Tape shrinkage implies the need of use materials with similar TCEs

Based on the information given in this subsection seems that LTCC technology
is emerging as a best solution for the wide band design. It provides all the important
features; flexibility, microwave performance, incorporates active and passive circuits,
allows reduction of parasitic effects that are such desirable by the UWB designer.
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2.3.3. Microwave monolithic integrated circuits - MMIC.
Microwave monolithic integrated circuit technology is particularly useful in
frequency range from 30 GHz up to 300 GHz - in millimeter-wave spectrum. It gives
possibility to reduce the influence of the parasitics effects and improve cost in
comparison with hybrid process. Usually MMIC circuits are manufactured in selfaligned gate process - (SAG). This process allows to efficiently fabricate various
devices for different functions: small signal, high power and logic function's devices,
which are grown at the same substrate in the same time [12], [26].
This technology utilizes semi-insulating substrates as a base carrier. The
development of MMIC have started with GaAs material, which can be practically
employed in microwave design up to the cut off frequency 200 GHz. Nowadays,
however, a new carriers are being developed and systems based on InGaAs/InAlAs/InP
are taking over the lead form GaAs structures. These new materials offer high
performance even up to 400 GHz. The semi-insulate material serves as a very good
dielectric substrate for microwave wave transmission and also is suitable to growth on
top of it: MESFETs, diodes and passive components such as: interdigitated and MIM
capacitors, thin-film resistors and spiral inductors. Plated air bridges and via-holes
through wafers are used for circuit element connections and ground connections,
respectively. The MMIC process can be divided into three stages: epitaxial growth,
frontside fabrication and backside finishing. The basic flow chart of the process is
shown in figure 2.20:
Growht of the epitaxial
layers with either beam
epitaxy or ion implantation
method. As a result the
active decives (pHEMTs)
are formed

Stage 1 * Epitaxial Growth

Fabricating MlM capacitors,
thin film resistors,
inductors, air bridges and
transmision lines

Stage 2 - Fronside Process

Stage 3 - Backside Process

Figure 2.20. Basic flow chart of the MMIC process.

Due to limited scope of this work more detailed description of the process has
been omitted, however, it is available on a broad literature [12]-[27].
In table 2.12 the typical capabilities of the MMIC technology are presented:
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Substrate

Conductor

Resistor

Capacitor

Inductor

Carrier

GaAs, InP

Thickness

100 pm

Size of the wafer

75, 100, 150 mm

Dielectric constant e.

12.5

tan 5

0.0005-0.009

Metallization

Au

Thickness

1 pm

Minimum line width

2 pm

Minimum spacing

2 pm

Tolerance

±5 %

Thin film

NiCr

Sheet resistivity

20-100 G/sq

Resistance range

0.1 a- I MD

Tolerance

0.5 %

Capacitance range

0.1-50 pF

Tolerance

± 1 %

Inductance range

1 - 20 nH

Tolerance

± 1-5 %

Minimum diameter

50 pm

Minimum spacing

100 pm

Via hole
Table 2.12. Typical capabilities of MMIC technology.

Resistors are usually realized as a thin film elements or lightly doped GaAs
active layers, whilst capacitors can by formed from simple transmission lines and
coupled lines(low values of capacitance), as a interdigital capacitors (medium
capacitances) or MIM, which provide high values capacitance. Low inductance
inductors (1-3 nH) are usually formed from the sections high impedance transmission
lines or realized as a lumped elements (inductance uo to 20 nH).
From the informations presented above the main strong points of this technology
emerge as follows [12]-[27]:
High cut off frequency of the active devices, which ensures high frequency
application
High scale of integration
High reliability
Very good performance
Semi-insulating substrate reduces parasitics
Low weight
Broadband performance
However, it has some major weaknesses:
•

Difficult processing
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Low thermal conductivity -

1 /10 of the thermal conductivity of copper

Once the circuit is manufactured it is impossible to tune its parameters
Relatively expensive
This type of technology is particularly suitable for high frequency devices with
reduced parasitics and short gate length of the transistors (in order of 0.1 pm).
Moreover, it allows to integrate multi-function devices in very small package,
significantly reducing its size. Implementation of passive distributed element microwave
devices might be somewhat expensive, since their relatively big sizes, which are
comparable with the wavelength.

2.3.4. Complementary metal - oxide semiconductor technology - CMOS.
The CMOS process is based on the relatively cheap Si wafers which are usually
150mm or 300mm of the diameter. The substrate is doped with donor or acceptor atoms,
to obtain n-type (NMOS) or p-type (PMOS) wafer, respectively. The process of
fabrication CMOS circuits is much more complex than for MMICs and is omitted in this
work.
As a substrate CMOS utilizes Si wafers, which have far worse microwave
parameters (loss tangent) that GaAs or InP in MMIC. Therefore this technology is
somewhat limited to the lower frequency range up to 8 GHz and is particularly suitable
just for active devices and widely used in IC circuit design. Relatively high thermal
conductivity provides good heat dissipation in the high power CMOS devices.

2.4. Low noise amplifier for Ultra-Wideband applications - review.

Nowadays, the maturity of the RF/microwave technologies finally enables
implementation of UWB systems that, for most of the time since the invention of
impulse radio, was simply not possible. Therefore, particularly during the past five
years, ultra wideband technology attracted countless number of researchers that are
tempted by its superior features particularly in the short range communication and object
tracking. Since a low noise amplifier is one of the most important elements of the UWB
receiver great effort has been put to investigate and design ultra broadband low noise
amplifiers.
There are numerous works presented in this section. Virtually all of them present
a low noise amplifier design for UWB receiver in CMOS which is due to the
advancement of technology that allows implementation of microwave devices with
operating frequencies up to 10 GHz or even beyond. Therefore, despite the fact that
CMOS technology and design techniques that are associated with it are not directly
relevant to the topic of this work, it is necessary to shortly characterize a state of the art
of modern low noise amplifiers for ultra wideband receivers design and set a benchmark
for this project.
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The high integration level of CMOS and its low power requirements make it
particularly attractive in modern low - to - medium frequency applications. Moreover,
the lack of parasitic elements to deal with enables to use number of transistor
topologies that simply cannot find their applications in microstrip.
Due to he limited scope of this work, this subsection is not intended to provide
an insight into the CMOS technology and its design methods, which are widely
available in the literature.
There is a number of articles reviewed and the most characteristic parameters of
the LNAs presented there are given in the table 2.13:

1 1

NF

Powerc
onsumption

Group
delay
varia
tions

dB

dB

dB

mW

ps

13 - 16

<-12

<-10

4.76.7

59,4

-

3.1 - 12.8

19

<-13

-

2.87.8

18

-

0.25 |.uTi
BiCMOS

Inductive
degeneration
P‘ stage and
resistive
feedback 2"''
stage

3.1 - 10.6

23

>-5

<-13

2.7 -3.9

13

25

[31]

0.15 |im
GaAs

4-stage
travelling wave

DC - 13

10 -14

<-10

<-10

2-4

-

-

[32]

0.25 gm
BiCMOS

Common base,
common
emitter

DC-7.8

10.6

<-8

<-9

3-4.4

6.48

-

[33]

0.25 gm
BiCMOS

Shunt
feedback,
common
emitter with
inductive
deeneration

3.4-6.9

7-10

<-6

<-6

3.84.5

3.5

30

[34]

0.18 gm
BiCMOS

Cascode cell
disributed
amplifier

3.1 - 10.6

8

<-12

<-10

2.8-3

12

-

[35]

0.18 gm
CMOS

Two-stage
negative
resistive
feedback

3-6

23

<-10

<-10

2.5-3

51

-

[36]

0.18 gm
CMOS

Shunt resistive
feedback

3.1 - 10.6

9.5 13

<-6

<-10

2.93.3

9.6

-

[37]

0.25 gm
BiCMOS

Cascode
differenial
amplifier

2-12

1314.8

<-6.7

<-7.1

3.95.5

16.3

-

[38]

0.18 gm
CMOS

Cascode

3.1 - 10.6

6.8 10

< -9.76

< -9.64 4-5.4

7.2

-

Bandwidth

Gain

1 1

GHz

dB

Three stage
negative
feedback

3-6

0.13 |im
CMOS

Feedback with
inductive
degeneration

[30]

Work

Techno
logy

0.18 pm
[28]

[29]

_____

CMOS

Topology

48

2. The State of the Art.

,

Work

Techno,
logy

.
0.13 gm
^ 1 CMOS

Group
delay
varia
tions
ps

Bandwidth

Gain

1 Sj] 1

1 1

NF

Powerc
onsumption

GHz

dB

dB

dB

dB

mW

Cascode

3.1 - 10.6

11

<-10

<-15

2.24.4

4.8

DC-6
GHz

8

<-17

<-10

2.55.8

9

-

4- 10

12

< -9.6

<-9.8

5.86.6

33.6

-

Topology

[40]

0.18 |.im
CMOS

Three-stage
distributed
amplifier,
cascode
topology

[41]

0.18 |im
CMOS

Three stage
cascode

Table 2.13. Performance of state-of-the-art low noise amplifiers for UWB applications.

First and probably the most important parameter that should be taken into the
consideration is the bandwidth of the amplifier. From the all works presented in the
table above only eight of them present a device for the full UWB band designated by
FCC ([29], [30], [31], [34], [36], [37], [38], [39]). These eight devices differ one from
another in terms of gain, noise figure and input and output reflection coefficient and
each of these works presents virtually different topology of the amplifiers. The most
popular among them is cascode configuration, often with resistive feedback and
inductive degeneration where a number of stages depends on the gain requirements.
However, although all the authors of the mentioned works very accurately characterize
the frequency domain performance of the associated device, only two of them study the
group delay variations. UWB signals are typically more susceptible to distortions due to
the group delay variations than to the gain flatness, thus the constant group delay within
the band is of primary importance. Moreover, surprisingly none of the works presented
here even mentions a time domain behaviour of the amplifier, which is probably the
most crucial factor in pulse systems.
From the table given above it is worth noticing that modern technology and
advanced design techniques allow implementation of a full UWB band amplifier with
input and output reflection coefficients better than -10 dB, low noise figure of an order
of 3-4 dB and associated gain of 10 - 15 dB. Flowever, there is not any information or
study available regarding time domain behaviour of the presented LNAs.
This work, therefore, is intended to prove that the microstrip technology can be
still competitive, providing very good results and give an insight into the time domain
performance of the low noise amplifier for Ultra-Wideband receiver.
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3. Microwave Amplifier Design Theory.
The main objective of this chapter is to introduce the basic theory regarding
microwave amplifier design. The chapter starts from the small signal 2-port
characterization of the discrete transistors usually employed in a such devices, justifying
the need for an s-parameter design approach. The microwave amplifier design is
examined from the gain, noise and stability perspective, with a special attention to
narrow and broadband design. The theory and practical consideration of the matching
networks is also presented. This is followed by the biasing network characterization and
finally with the specification for a microwave broadband amplifier for UWB.

3.1. Small signal 2-port characterization.
This section will develop some basic principles used in the microwave amplifier
design, which is based on the s-parameters of the transistor used and certain parameters
of the whole device. The entire design process takes into account four most important
aspects: gain, noise, stability and DC performance, and is usually preceded by the proper
choice of the transistor, which provides desirable gain and/or noise parameters. In case
of low noise amplifier design this is usually pHEMT [1], [42], [3].

3.1.1. Gain.
The gain of the amplifier can be easily characterized when we consider an
arbitrary 2-port network shown in figure 3.1:

[ S ]
Zs

S21

r

^

S22

Vs I 'vj)

L
Ts

Hr

Tout

Tl

Figure 3.1. An arbitrary two port network with a source and load impedances.

Based on the figure given above one can derive several important formulas that
pave the way for the amplifier design. The input and output reflection coefficient of the
transistor, which in this case is determined by the s-matrix, are described as follows
[42]:
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^ ^ r

r ,n-Su +

^oul-S22+

‘^12‘-^2I ^ I.

(3.1)

•-‘^22^7.
*^12^21

(3.2)

^-Sufs

where r,n and Tom are the input and output reflection coefficients, respectively. This
situation considers bilateral behaviour of the transistor. For the unilateral case S21 = 0,
thus Fin = Si land Four = 822Based on the S-matrix of the active devices one can define gains of the network
[1]:

Power gain - the ratio of power delivered to the load impedance Zl to the power
delivered to the input of the network, depends on Zl
G,.= P, P.„ =—------r
Available gain - the ratio of the power at the output of the two-port network to the
power provided by the source (assuming conjugate matching of the input and output
to the source and load, respectively), strongly dependent on Zs<1-1)

<^A=PaJPa.,=

Transducer power gain - the ratio of the power delivered to the load to the power
available from the source, depends on Zsand Zl.
(3.5)

Gr = P,IP„,=

ii-rs'7'„rii-‘^22 7',,r

Transducer power gain takes into consideration a mismatch at the input and
output of the two-port network, therefore it is usually used as the definition of the gain
available from the microwave amplifier - while G and Ga are useful to characterize
output and input matching respectively. If the input of the two port network as well as
its output have been conjugately matched, then; G = Ga = Gp.
The two port network gain definition can be easily described in an other way - as
a complex gain achievable from the input matching network, transistor and the output
matching network. Due to limited scope of this work this definition will be omitted
here, however it is described in detail in [1],[42].
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3.1.2. Stability.
Stability of an amplifier characterizes its susceptibility to oscillation. This
parameter is very important and has to be taken into account in every amplifier design.
This phenomenon of oscillations is obviously undesirable and difficult to predict and
control. The transistor in prone to oscillate when either its input or output reflection
coefficient has real part greater than 1 - that implies l-r,„|>l or
. The
condition of stability of the transistor has been broken down into two terms in the
available literature. The transistor is either considered as an unconditionally stable or
conditionally stable (or potentially unstable).
Unconditional stability characterizes a device for which any given impedance
seen from its input and output sustains the stability condition of
and
\r„J< 1 . On the other hand, conditional stability describes a transistor for which the
passive matching networks of an arbitrary reflection coefficient causes as follows:
|r,„|>l or |A„I>' and the device is likely to oscillate.
Since the reflection coefficients are frequency dependent the instability of active
devices is subject to the input and output matching networks and therefore it is possible
that the amplifier is stable for the frequency it is designed for, but unstable at the other
frequencies. This possibility has to be taken into the consideration as well.
The necessary and sufficient condition to determine the unconditional stability of
the amplifier is Rollefs condition defined as follows [1],[42];
K=

_|y
P-Ls
P
r^iil
f^22i
2LS'„.S',

(3.6)
>

where:
(3.7)

Based on this criterion, the device is considered as an unconditionally stable if
both conditions K>\ and |4\|<1 are simultaneously met. If the s-parameters of
the network do not satisfy this condition, the devise is potentially unstable and another
technique has to be applied to find the values of Ts and Tl, for which the two port
network is conditionally stable. This is usually done with the Smith chart and stability
circles which are calculated from the s-parameters of the device. Strictly speaking, the
radius of the input and output stability circle is derived from the formula 3.1 and 3.2,
respectively. The mathematical transformation will be omitted here, however it is
available in detail in the literature [1],[42] . The main principle of this technique is to
determine, based on the s-matrix of the transistor, the centre and radius of the input and
output stability circles. In other words to determine
and
• A
typical plot of the input and output stability circles of a pHEMT transistor (in this case
Agilent ATF 36163) is shown if figure 3.2:
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Figure 3.2. Input and output stability circle of the pHFM'l' transistor from 1
to 15 GFlz.

Stability circles determine the boundary for which a reflection coefficient is
greater or smaller than 1 and thus specify the unconditionally stable regions on the
Smith chart. Since the hand calculation of the stability circles is somewhat tedious,
stability circles generation has been implemented in most commonly used microwave
simulators. This simplifies the evaluation of the stability of the active device.
The Smith chart stable region can be determined as an inner or outer side of the
stability circle. When
|‘^iiHl and
1-^221^ ^ of the transistor for an arbitrary
frequency, the centre of the Smith chart indicates the stable region for both input and
output stability circle, respectively. In other cases the centre of the Smith chart
represents an unstable operating point.
Considering the plot given in figure 3.2 the input stability circle (blue) is the
contour in the source reference plane that represents source termination values for which
the output reflection coefficient has a unity magnitude. The unstable region is indicated
by the circle drawn with a dashed line. Similarly, the output stability circle is derived
from the load plane (red) and determines the load impedance values that will make the
input reflection coefficient have a unity magnitude. Stable regions are determined in the
same way as for input stability circles.
In a practical design Ts and Tl have to be located in the stable regions for the
given frequency. However, the improper choice or the impossibility of selecting
desirable matching network reflection coefficients do not necessarily mean that
amplifier is to oscillate. The network can be kept stable if the total input and output loop
resistance is greater than 0. As long as the following conditions are met the amplifier
will stay stable [42]:
9?(Z,+Z,J>0

<3-S)

and

>0

{3.9)

It is always worth checking the stability of the network for several frequencies
around the design frequency [1]. The improvement of the stability of the transistor is
usually achieved by resistive loading of the transistor or negative feedback. However
these techniques reduce available gain and degrade noise figure [42].
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3.1.3. Noise in two port networks and in cascaded systems.
Noise in the microwave devices is either characterized by noise temperature or
noise figure. The later is more often used in active component characterization and will
be shortly presented in this section.
The noise figure of a two port network is a measure of the degradation of the
signal to noise ratio between input and output of the device. In case of an ideal noiseless
component, both signal and noise power will be either amplified or attenuated with the
same factor when applied to its input and signal to noise ratio remains unchanged. In
practice, every component of temperature greater than 0 K introduces noise to the
circuit, thus the output noise power is increased more than the power of the desirable
signal and the signal to noise ratio gets worse. In the literature the noise figure is given
as follows [1],[42]:
SJN,
F=
(3.10)
SJN,
where S,/N, is the input whereas So/No is the output signal to noise ratio.
It is worth examining the noise figure of three fundamental system
configurations: two-port, cascaded and balanced network.
A typical two port network is shown in figure 3.3 [1]:

Rn,To

r

vVVv'—

Vn

Noisy
two-port
network

: Zl

G, B, Te
Po=So+No

Pi=Si+Ni

Figure 3.3. Typical noisy two port network.

This network is characterized by bandwidth B, gain G and its equivalent noise
temperature Te; k is the Boltzmann's constant. The input noise power is given by
N=kTQQ , output noise and signal power are given: N^=GN^+GBkT^ and
S,=GS, , respectively. Applying these equations to formula 3.10 results [1]:
F=

S,

kGRiT^FT)
kT.
GS.

=

1

+-

(3.11)

One has to bear in mind that the formula presented above is valid only in case of
perfect input and output match.
Microwave devices are usually complex and the evaluation of the total system
noise figure can be complicated. However, there are some pre-defined configurations for
which calculation of noise figure has been very well characterized. The cascade system
involves several separated blocks that are described by gain, noise figure and/or
equivalent noise temperature as shown in figure 3.4 [1]:

54

3. Microwave Amplifier Design Theory.

f--VAV'

••
N.

Amplifier 1
G,, F., T.,

N>

Ampiifier 2
Gj, Fi, T.J

N>

—

Amplifier n
G., F., T..

Figure 3.4. N-stage cascaded system.

The overall noise figure of the N-stage cascaded system shown above is given by the
following formula;
Pi-

F=F, + -^
‘
G.

.F3-I
---- + .
G.G.

F-

-1
G,G2...G„_2

(3.12)

The above equation reveals a very important feature of the cascaded system - the
noise figure of the whole system is strongly dependent only on the noise figure of its
first stage; the contribution of the others to the overall F is decreased by the gain of the
preceding stages. Consider, for instance, a four stage low noise amplifier. The gain and
noise figure of each stage are 10 dB and 3 dB, respectively. The overall noise figure of
the cascaded circuit is determined by the formula 3.12 and reaches just 3.47 dB.

3.2. Narrow band microwave amplifier design.
In this subsection the narrow band amplifier design is introduced. This part tends
to present tvvo different approaches - design for arbitrary gain and for arbitrary noise
figure.

3.2.1. Design for maximum gain.
Design of a microwave amplifier for maximum gain refers to the case in which
the maximum available gain from the transistor is obtained. Maximum power transfer
occurs only when the following conditions are met simultaneously;

r =r

and

■'

oul

^ I.

(3.13)

In other words when input and output of the transistor are conjugately matched
to the source of the signal and to the load, respectively. The transducer power gain given
in 3.5 is thus reduced to [1];
G

Ls”.
- r.

-r,
(3.14)
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The formula given above refers to the general solution of the maximum power gain of
the device. It is further developed for an unilateral and bilateral behaviour of the device.
A transistor is considered as an unilateral device when its transmission coefficient Si2 =
0, and it is bilateral when S12 0. In the bilateral case both input and output reflection
coefficients of the device affects each other, thus conjugate matching requires solving a
set of equations derived from formulas: 3.1, 3.2 and 3.13 [1] leading to the solutions
given below:
S,±Vsf-4|C,f
rc=

2C,

B2±ylBl-4lC,
r,=

(3.16)

~2C.

where:
(3.17)
(3.18)
(3.19)
^=^^22"^ ^11

(3.20)

In the case of a unilateral device the solution is much simpler, fs = Sn and fi. = S22 and
the transducer power gain is reduced to [1]:

Ls’,.P

C^jtI max —'

The quantity under the square root in both formulas 3.15 and 3.16 has to be non
negative to give feasible solutions. This implies K > 1 and yields the fact that an
unconditional stable devices can be always conjugately matched for the maximum gain
[1]. The solution of maximum transducer power gain can be further simplified yielding
[I]:
|-^2

G, =

(K-i¥^\

(3.22)

1-5.21

If the device is conditionally stable and K < 1, the simultaneous matching of the source
and load is infeasible. The maximum transducer power gain is defined as the maximum
stable gain for K = 1 [1], thus:
G m.s-g

|52

(3.23)

|5,

In practical microwave design most of the active components used in a circuit
are unilateral and usually conditionally stable. Therefore, the maximum stable gain
definition is more suitable for characterizing the gain of the amplifier. Conjugate input
and output matching for maximum stable gain is only possible for a single frequency
giving a very narrowband frequency characteristic.
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3.2.2. Design for specified gain.
In practice, very often, there is a need to design an amplifier for less than
maximum possible gain or with a broader bandwidth. Since the maximum available
gain from the transistor is a constant quantity, obtaining a specific transducer gain or
broader bandwidth is done by either input or output mismatching. This problem leads to
a matching network characterisation and simple trade off between the obtainable gain
and bandwidth.
Since the gain characteristic of every transistor declines with frequency
(6dB/octave), the design for specified gain or broader bandwidth is supported by
constant gain circles of the transistor. These circles are plotted on the Smith chart and
represent the source and load reflection coefficients that provide the desired gain of the
amplifier. Each circle contains an infinite set of desirable source and load reflection
coefficients that must be “seen” be the input and output of the transistor, respectively, to
obtain the desired performance.
The mathematical calculations of the constant gain circles for an arbitrary
frequencies is somewhat tedious (theory available in [1],[42],[3]), therefore almost all
commercially available microwave circuits simulators allow plotting constant gain
circles in input and output reference planes of the transistor, which is usually considered
as a two port network characterized by the S-matrix. A plot of the input and output
constant gam circles of the ATF-36163 pHEMT transistor is shown in figure 3.5;

Figure 3.5. Input and output constant gain circles of a pHEMT transistor for f=7GHz.

One can see on the figure above that for any single frequency and an arbitrary
gain there is an infinite number of solutions. In other words, there is an infinite number
of source and load reflection coefficients, which can provide the required gain. The
position of each family of circles changes with frequency.
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Apart from the stability investigation, which has to be always performed and
stability regions have to be known to the designer, it is worth considering three different
cases: unilateral and bilateral, as well as the situation, where based on unilateral figure
of merit, the active devices can be regarded as an unilateral.
In practice, very often, it is convenient to assume, even though S
0, that the
transistor is unilateral. This assumption allows the design process to be simplified.
However, one has to bear in mind that this assumption involves an error which affects
the overall performance of the amplifier - strictly speaking - achievable gain. To
quantify characterise this error, the unilateral figure of merit is introduced as follows
[11,[42],[3]:
12

<

<
i+k/i

G ni

1

(3^24)

\-W

where:
(3.25)

(!-|S'„n(l-i5 221
U- unilateral figure of merit,
Gt — transducer power gain,
Grr/- unilateral transducer power gain,

The U value depends on S - parameters and thus changes with frequency. A
small value of U causes a small possible error which adds to or subtracts from the
required gain value. In practice, an error of ± IdB usually justifies the unilateral
assumption of the transistor.
The design of the amplifier for a specific gain depends thus on how the transistor
is considered. The design of an amplifier based on a unilateral behaviour of a transistor
involves the following steps:
•

plot of constant gain circles at the input reference plane of the transistor (Ga circles),

• choice of the reflection coefficient that corresponds to the specific gain circle and
provides the best stability point (usually as close to the centre of the Smith chart as
possible),
• design of an input matching network providing desirable reflection coefficient,
• conjugate matching of the output of the transistor to the load;
When S ^ 0 but is sufficiently small to assume unilateral behaviour, the design process
is quite similar to the one given above with the addition of the gain error evaluation.
12

When the device can not be considered as unilateral, the input reflection
coefficient of the transistor Tj,, is affected by the load (Tl), therefore the design process
differs from the one described previously and contains the phases given below:
•

plot of a constant gain circles at the output of the transistor (Gp circles),

•

choice of the required reflection coefficient, from the corresponding gain circle, to
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assure the desirable gain and stability,
• conjugate matching of the source reflection coefficient to the reflection coefficient at
the input of the transistor to provide the best power transfer,
•

since the operating power gain (Gp) is defined independently of the source impedance
the conjugate matching at the input of the transistor can be found.

From both methods described above the method based on Gp circles ensures,
independently on how the transistor is considered, an accurate design regarding the gain
of the amplifier. However, the method based on unilateral behaviour or the assumption
of it has a great advantage. Since the constant noise and available gain circles are both
defined in the input reference plane of the transistor, it allows a trade off between gain
and noise figure of the amplifier. This feature is characterised in detail in following
section 3.2.3. of this chapter where low noise amplifier design is discussed.
An amplifier designed for less than maximum gain obtains a broader gain
characteristic from its matching networks. This behaviour can be easily explained from
the physical properties of both networks. Since they are built to mismatch the transistor
to obtain the required gain, their quality factor is reduced and bandwidth broadened. The
overall frequency response of the amplifier is thus improved. A more detailed
description of this phenomenon is given in section 3.2.4. devoted to broadband amplifier
design.

3.2.3. Low noise amplifier design.
Noise is one of the most important aspects in amplifier design, particularly when
a low noise amplifier is to be an integral part of an input circuit in an RF/microwave
receiver. Its aim is to provide the highest possible gain and not to introduce noise to the
output signal.
For an arbitraiy' transistor it is impossible to match its input for both maximum
gain and minimum low noise figure, thus it is desirable to obtain an compromise
between these two parameters. This is usually done with the help of constant noise
figure circles defined in the input reference plane of the active device. The theory and
mathematical evaluations leading to noise figure characterisation are well illustrated in
the available literature [1],[42],[3], and lead to:

^

4R N

z„

P .S'

^opl

(3.26)

(I_jr/)|i+r opl\

where:
F-

noise figure of transistor,

Fmm - minimum noise figure of transistor,
— equivalent noise resistance of transistor,

Zi) - characteristic impedance of the system,
Fs

- reflection coefficient of the source,

F„p,

- optimum reflection coefficient providing F^m.

The equation 3.26 is further developed in the literature to define the loci and
radius of the constant noise circles of an arbitrary transistor, which due to limited scope
of this work is omitted here. However, the function of plotting the constant noise circles
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is usually implemented in most of microwave circuit simulators. A typical plot of a
constant noise figure and available gain circles is shown in figure 3.5:
Constant NF and GA circles of the ATF 36163
Swp Max
7GHz

p1: Freq = 7 GHz
G = 14 dB
p2: Freq = 7 GHz
G = 13.5 dB
p3: Freq = 7 GHz
G = 13 dB
p4: Freq = 7 GHz
G = 12.5 dB
p5: Freq = 7 GHz
G = 12 dB
p6: Freq = 7 GHz
NF = 0.71 dB
p7: Freq = 7 GHz
NF = 1.21 dB
p8: Freq = 7 GHz
NF= 1.71 dB
p9: Freq = 7 GHz
NF = 2.21 dB

7 GHz
Mag 0.2644
Ang-168.4 Deg

-GACIR(14.0.5,5)

Swp Min
7GHz

plO: Freq = 7 GHz
NF = 2.71 dB
p11: Freq = 7 GHz
NF = 3.21 dB

Figure 3.6. Constant noise figure and gain circles plot of ATF 36163
transistor.

As one can see, the trade off between gain and noise performance of the transistor is
achievable when the reflection coefficient is chosen at the point of intersection of the
circles corresponding to the required gain and noise figure values. In the case shown in
figure 3.6, this compromise is achievable for the reflection coefficient
Fsi = 0.477L 103.7, which provides the lowest possible noise figure NF = 0.71 dB and
gain 12 dB. However, if it is needed, the gain of an amplifier can be improved at the
expense of noise figure. In this case point rs2 = 0.2644 L-168.4° can be chosen to
provide 13 dB of gain and associated NF = 1.21 dB. In both cases the load is
conjugately matched to the output of the transistor. However the stability of the
transistor has to be always checked and input and output coefficients chosen at the
stable regions. If the required source and load reflection coefficient that provide
desirable trade off between gain and noise are located m the unstable area of the Smith
chart, a different solution has to be found to provide both stability and desirable
parameters. Therefore, sometimes the best noise and gain performance of the amplifier
are sacrificed at the expense of stability. The noise figures of a transistor depend on the
biasing conditions, therefore it is worth examining the transistor in order to find
optimum Vds and Vgs-

3.2.4. Broadband amplifier design.

Broadband amplifier design requires careful consideration and design of input
and output matching networks, to compensate the gain roll off of the transistor that is
caused by rapid changes of both S21 and Sn with frequency. Moreover both Sn and S22 of
an active device are strongly dependent on frequency and the design of matching
networks, to obtain gam flatness (particularly at the low frequency range), usually leads
to impedance mismatch which can significantly degrade the input and output reflection
coefficient of an amplifier. In case of broadband amplifiers, the trade off between gain.
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nose figure, bandwidth and input and output matching is difficult to resolve.
In this subsection broadband amplifier design is presented. It is broken down
into two parts: balanced amplifier design and distributed amplifier design with detail on
the theory and practical considerations of broadband amplifiers.

3.2.4.1. Balanced amplifier design.
Balanced amplifier theory, physical behaviour and main features were shortly
characterised in section 2.2.5 of the preceding chapter. This section gives a description
of its design, with an emphasis on practical considerations, constraints and difficulties,
which are likely to be faced in the design process.
The use of the balanced structure, despite of larger size and relatively higher DC
power consumption, is easily justified by its broadband and flat gain characteristics as
well as good input and output matching.
The definition of the balanced amplifier derives from the idea of using an
arbitrary amplifier in the one branch of the structure and its exact copy in the opposite
branch. This is to ensure that the balance in phase and amplitude in these two branches
is maintained within the whole range of operation. Therefore, in the ideal ease, these
two single stage amplifiers should have the same transfer functions, which both vary
simultaneously with the ehange of frequeney, time, temperature and biasing eonditions.
In praetice, however, sueh a situation is infeasible, because the S - parameters of eaeh
component employed in the amplifier in the braneh A will be slightly different from S parameters of their eounterpart in the branch B, for instance the parameters of two
identical pHEMT transistors may vary. Therefore, both amplifiers work in the “quasibalanced” condition.
The main challenge, therefore, is to design and manufacture two amplifiers with
the smallest possible imbalance between them in terms of amplitude and phase. This
imbalance contributes to variations of the gain and noise figure of the amplifier that are
difficult to predict and control. Therefore, great care should be taken to keep both
amplifiers identieal [43].
The design of the balaneed amplifier ean be subdivided into two stages whieh
include the design of a coupler and design of one branch amplifier. These stages can be
performed separately.
A single stage amplifier is designed according to the theory widely available in
the literature and shortly presented above. The single stage amplifier is designed for a
specific gain and noise figure in the particular band of interest which overlaps with the
required frequency range of the balanced amplifier. The matching networks are created
to provide desirable VSWR coefficients at the input and output of the amplifier,
maintaining simultaneously noise and gain characteristics. The stability of the whole
amplifier has to be ensured at each stage of the design and should be evaluated starting
from the input and output of the single transistor towards the outside as the circuit is
expanding.
To obtain a balanced structure either a broadband coupler or power divider is
required. There are three main structures: the branch line coupler, the Lange coupler and
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the Wilkinson power divider, which are suitable for applications with on octave
bandwidth or even beyond. Since the exact balance between both branches is a must, the
coupler/splitter should equally divide the power of the input signal with a stable phase
shift, and deliver it to the input of each single stage amplifier. At the other end of the
structure, the coupler/combiner should combine the energy of the two signals amplified
in each branch and deliver it to the load. In both cases, it should introduce as low loss to
have insignificant contribution to the overall noise figure of the balanced structure.
Therefore, great care should be taken to minimize its insertion loss and return loss,
while providing equal power to each of the amplifiers [44].
In terms of bandwidth, only the Lange coupler and Wilkinson power divider
meet the requirements. The former has a big advantage over the latter - compact
structure - but suffers from non-equal division of the signal and only an octave of
maximum bandwidth [1], [3]. The Wilkinson power divider provides a bandwidth
confined practically by the number of stages used and by the losses introduced by them
[1], [3], and therefore only this structure is presented shortly in this work.
The Wilkinson power divider, shown in figure 3.7 [1], [3], is a lossy three port
network with the property of being lossless when all three ports are matched. Moreover,
it provides also isolation between the two output ports and can be made with an
arbitrary output power division.

Figure 3.7. Equivalent transmission line circuit of the
Wilkinson 3dB power divider.

In the figure given above, one can see that the structure for 3dB division is
straightforward. Two quarter wavelength transmission lines of an impedance equal to
the square root of the impedance of a system are required to equally split the input signal
into two parts that are, in ideal case of lossless transmission lines, delivered to the
output 1 and 2. The principle of operation of the single section Wilkinson divider is very
simple and does not require any complex set of equations. Perfect power transfer occurs
when each port of the device is perfectly matched to its load, the power of the input
signal is equally divided and delivered to both outputs. In this case, the potentials at
both ends of the 2Zo resistor are at the same and no current flows through. However,
assuming for instance that output 1 is mismatched to its load, the energy of the wave is
only partially dissipated in the load, the rest of energy is reflected. The wave travels
backwards, going partially from point B through resistor 2Zo to point C as well as
through B - A - C (both quarter wavelength transformers) and reaches point C. Due to a
phase shift of 180° between path BC and BAG, the two parts of the reflected wave
cancel each other. Symmetry of the circuit ensures that in case of a mismatch at port 2,
the phenomenon is exactly the same. The resistor decouples both outputs.
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The single stage Wilkinson divider provides up to an octave bandwidth which
can be further improved using a multi-section configuration that can perform
remarkably well over a decade bandwidth [3]. “The structure consists of the number of
quarter wavelength transformers sections with resistive terminations at the end of each
section” [3]. The schematic of the N-stage Wilkinson divider is shown in figure 3.8.
When designing dividers of this type, the support of a microwave circuit simulator is
essential - allows an accurate design without complex, hand calculations.

Figure 3.8. N-stage Wilkinson divider.

The design of an N-stage Wilkinson divider is based on multi-section matching
transformers either binomial (maximally flat response) or Chebyshev, for which the
associated theory is widely presented in the literature [1], [3J and is shortly presented in
section 3.2.5. The necessary impedances Z| - Zn are obtainable from calculations or,
what in practice is preferable, from a table of normalized impedances for certain
reflection coefficients and number of stages. In the case of two-stage Wilkinson divider,
the decoupling resistors ean be calculated from the following equations [3]:
R.

2Z,Z,

(3.27)

V(Z,+Z,)(Z,-ZL,(<^))
R,=
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(3.29)

Ji+f \

and fi, f2are the lower and upper edge frequencies of the band of interest.
Since the power divider/combiner at the input and output of an amplifier,
provides cancellation of reflected waves, the input and output reflection coefficient of
the whole balanced structure is in this way improved and easier to match to the other
microwave devices working in the system.
It is worth mentioning that the noise from both amplifiers in the balanced
configuration is not correlated, which means that the overall noise figure of the balanced
amplifier is equal to the noise figure of the single stage, assuming that the matching
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networks and input/output power splitter/combiner are lossless [45J,[46].
The detailed design of the balanced amplifier, including matching networks and
Wilkinson power divider, is presented in subsequent chapters of this work.

3.2.4.2. Distributed amplifier design.
The distributed amplification phenomenon occurs when the parasitics element of
the active device are compensated by artificial transmission lines which simultaneously
provide an equal phase velocity at the input and output of the device. In the case when a
microwave transistor is used in a circuit, both gate and drain lines are coupled through
the transconductance g,„ of the device [47]. It can be further explained as a voltage
across the capacitance Cos that produces current gmVos at the drain lead of the transistor
as is shown in figure 2.3 in chapter 2. As long as the phase constants in both lines are
equal, Pg = Pd the waves travelling down the drain line adds constructively providing
amplification of the input signal. All the reflected waves travelling backwards, if not
cancelled by the out-of-phase conditions, are absorbed by the terminations at the end of
both lines[47], [48]. A typical distributed amplifier configuration is shown in figure
2.10 and its main features are detailed in section 2.2.4 in chapter 2.
The design of the distributed amplifier, in its the simplest topology, starts from
the proper choice of the active device, which determines the overall performance of the
amplifier. Therefore, it is very important to chose a transistor that provide the lowest
possible values of parasitics, having reduced R,Cgs and RdsCds, which are mainly
responsible for upper gain and bandwidth limit [9], [47], [49], [50]. The maximum cut
off frequency of an arbitrary transistor is given by [9]:
fr

S.

(3.30)

2ttC

and the frequency for which the gain of the transistor is 1 is determined by[9]:
(3.31)

This implies that the cut-off frequency of the chosen transistor has to be well beyond the
maximum frequency an amplifier is designed for.
Once the transistor has been chosen based on the amplifier requirements, the
next step involves the evaluation of the required number of sections of the amplifier, to
ensure necessary gain - bandwidth product. For a typical TWDA the optimum number
of devices that maximizes gain for a given frequency is expressed as follows [9],[51]:
(3.32)

N
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where:
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(3.33)

(3.34)

where:
0)

- midband radian frequency,

o)c - is the cut-off radian frequency,

and:
(3.35)
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where:
Lg — inductance of the gate line.
Let - inductance of the drain line,

Having evaluated the number of necessary stages of the distributed amplifier the
obtainable gain can be now defined [9], [51]:
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where:
Zj- impedance of the drain line,
Zg - impedance of the gate line.

In practice it is often assumed that Zd = Zg = Zo= 50 Q.. However, if it is required,
both characteristic impedances are made to have equal cut-off frequencies (to prevent
the propagation of higher order modes), which is usually achieved by a proper selection
of pd and Pg. Since, in general j5=6oVzC , the required phase constants depend, in
both gate and drain cases, on the overall inductance and capacitance of the gate and
drain line. Bearing in mind that the general equivalent circuit of an arbitrary
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transmission line is given as it is shown in figure 3.9, this can be done by proper choice
of length and width of both drain and gate line,which is directly related to the shunt
capacitance and series inductance.

La\

Ga\.

Ca\

Figure 3.9. Lumped element equivalent circuit of an arbitrary
transmission line.

Since Cgs > Cjs the condition pj = pg can be only achieved if an external
capacitance Cd = Cgs - Cjs is applied at each stage of the drain line. This tend to equalize
the phase constant of the drain line to its counterpart at the gate line and is usually
realised as a shunt open stub of a length given by:
0 = tan'

(3.39)

In practice the inductance of the drain line is usually equal to inductance of the gate line.
Having passed all the steps outlined above, one can design a travelling wave
amplifier. A circuit simulators is indispensable.
At this point we come to some important conclusions. First of all, it is obvious
that the gate line represents a larger attenuation coefficient then drain line, which
implies that the performance of the amplifier is mostly dependent on the gate line. In
other words, increasing the number of stages increases the total gate attenuation factor,
which eventually exceeds the added gain.
Losses of both gate and drain lines are certainly dependent on frequency [52]. As
both transmission lines can be approximated by the circuit given in figure 3.7, the losses
on the way due to wave propagation are expressed as a R A1 and G Al. The former
represents the conductor loss (which is usually insignificant), the latter stands for
dielectric loss in the substrate.
Typically, increasing inductance value improves the gain of an amplifier,
however, since the parasitic series resistance of the line grows simultaneously, the
bandwidth shrinks. Decreasing the resistance of a gate termination resistor improves
significantly the bandwidth, at the expense of noise figure, therefore the gate and drain
resistors have to be adjusted to ensure desirable gain to bandwidth product.
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3.2.5. Matching networks.

Impedance matching has been always an important part of almost every
microwave design. The impedance transformation is very important from several
aspects [1], [3]:
•

power transfer from the source to the load,

• obtaining desirable gain, VSWR, output power and noise parameters of an amplifier,
•

reducing losses in the circuits;
Every matching network has to be design according to [1], [3]:

• bandwidth,
• required VSWR,
•

frequency response,

• complexity,
•

feasibility;

In practice the typical matching problem involves matching of a complex
impedance at either input of output of a given device to the real impedance of source or
load, respectively, as well as transformation between two complex impedances.
This subsection is devoted to matching networks which provide real to real,
complex to real and complex to complex impedance transformation. The theory
supporting each configuration is shortly described as well. This subsection is thus
divided into six parts that cover quarter-wave transformers and multi-section Chebyshev
transformers, lumped element L-networks, single and double stub networks and it is
finally the Bode-Fano criterion, which sets theoretical limits for the bandwidth of an
arbitrary matching network.

3.2.5.1. Quarter-wave transformer.
A quarter-wave transformer matches real impedance to the impedance of the
transmission line to which it is connected. Its schematic is shown in figure 3.10 [1]:
X/A

Figure 3.10. Schematic of a quarter-wave
transformer.

The principle of operation is explained by the simple formula [ 1 ], [3]:
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(3-fO)

z^=^IZqRj

which implies that for the perfect matching F = 0 the Zin = Zq.

Since the transformer's eleetrical length is }J4 only for the centre frequency of
the operation, the usable bandwidth is thus limited to 30%. It is worth mentioning,
however, that if the differenee between Rl and Zq is large the achievable bandwidth
narrows.

3.2.5.2. Multi-section Chebyshev transformers.

Chebyshev transformers are multi-section devices, which generally consist of Nquarter-wave transformers connected in series as it can be clearly seen in figure 3.11 [1]:

Zo

Zn

To

'

Figure 3.11. N- section Chebyshev transformer.

In th ecase of Chebyshev transformers the bandwidth is optimized at the expense
of in-band ripple. The design proeedure is based on Chebyshev polynomials and is
shortly presented here. The reflection coefficient as a function of electrical length 0 is
given by [1], [3]:
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The fractional bandwidth is then calculated from [1],[3]:
(3.46)
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which ends the design.
Since the complexity of calculations increases with the number of stages, in
practice, the design of Chebyshev transformers is often realized with an aid of tables
that contain the desirable impedances of each section of the transformer for the given
transformation ratio, allowable ripple in passband and number of stages. These tables
are available in the literature [1],[3].

3.2.5.3. Lumped element matching networks (L - network).
The lumped element matching network (also called the L-section network) is the
simplest impedance transformation network that provides matching of an arbitrary
complex load impedance to an arbitrary complex source impedance. Its structure is
based on lumped elements which implies that it is frequency restricted and usually not
suitable for frequencies for which the lumped element condition (the smallest dimension
< 1/10 ?t) is not met.
The configuration of an L - network depends on the impedance that is to be
matched to the source or transmission line. When this impedance is located inside the
constant resistance circle on the Smith chart - configuration (a) in figure 3.12 is suitable
to match it, whilst if its placed outside r = 1 circle structure (b) is more preferable. In
either of the configurations each reactive element may have capacitive or inductive
character and can be replaced therefore by an ideal capacitor or inductor. [1], [3].
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a)

Zl

JB

b)

Zl/Zo inside
consUint resistance
circle

jX
Zl/Zo outside

Zo

Zl

MB

constant resistance
circle

Figure 3.12. Lumped element matching networks: a) real part of
> Zo; b) real part of Zl < Zo.

Zl

There are mathemalical expressions to calculate the necessary values of reactive
elements available in the literature. There are shortly presented here as follows.
In case of circuit 3.12 (a) and assuming that Zi. = Ri, + JXl and Ri > Zo the
expressions for both reactive components of the matching network are given as follows
[1],[3J:

B=

x,±^rjzJr]+xI-z, r,

(3.48)

R] + Xl
(3.49)

B

R,

BR,

Whilst for circuit 3.12 (b) and Rl < Zo the adequate formulas are given [1], [3]:
x=±4r,(z,-r,)-x ,

B=

4{z-r,)Ir,

(3-^0)
(3.51)

In practical design, however, instead of calculating the values of the elements, a
simple graphical solution is more preferable. The Smith chart can be used for quick and
sufficiently accurate design of L - networks and is usually built into circuit simulators.
The Smith chart and its use are widely detailed in the literature [1], [42], [3].

3.2.5.4. Single stub matching network.
A single shunt stub matching network is easily realised in microstrip and
stripline technology and is probably the most frequently used impedance transformation
technique which allows matching of an arbitrary load impedance to the impedance of
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the system. The matching behaviour of this network is determined by the distance of the
shunt stub from the load and the value of susceptance it provides [1], [3]. A typical
schematic of a single shunt stub network is shown in figure 3.13 [1]:

Typically, in microwave design, where the impedance of the system is usually
son, the length d of the series line has to be chosen to obtain the susceptance seen from
the position of the shunt stub to be: Y^ = YQ±jB , then the shunt stub length / must be
adjusted to achieve its susceptance equal to + jB . In this way the load Yi. is matched
to the transmission line Yq. The whole matching operation can be performed with the
aid of the Smith chart.
In practice, in case of microstrip or stripline technology, the shunt open stub is
easier to realize, since it does not require a via-hole to the ground plane, which usually
complicates the design and makes the final product more expensive.
At this point it is worth mentioning that the single shunt stub topology derives
from the L-network presented previously. The required series inductance or shunt
capacitance can be provided by either high impedance or low impedance line,
respectively, which is synonymous with a transition from lumped to distributed
elements. The main disadvantage of this configuration is that it can not be tuned since
the distance d, which determines its admittance, can not be changed.

3.2.5.5. Double stub matching network.
The main advantage of double stub matching network is that it uses a fixed
distance from the load and variable length of the stubs to match the load impedance to
the required impedance of the transmission line. This in practice means that, if it is
required, the matching network can be tuned. The main disadvantage however is that it
does not allow matching of all load impedances. A typical schematic structure is
presented in figure 3.14 [1], [3]:
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In the case of the network presented above, the impedance transformation occurs
when the susceptance of the first stub moves the load impedance to the certain point at
the Smith chart. Then the series transmission line, depending on its length, transfers this
admittance to another point at the chart, from which the second stub matches it to
system impedance.
In practice the impedance matching is performed with the aid of the Smith chart.

3.2.6. Bode-Fano criterion.

The Bode-Fano criterion provides theoretical limits for impedance matching
networks. This criterion gives quantitative answers as to whether it is possible to obtain
a perfect matching over a specified bandwidth, or if it is not possible, what the optimum
solution and what the trade-off between the passband ripple and achievable bandwidth
are [1], [3]. The Bode-Fano limits for R-L and R-C loads are presented in figure 3.15
and mathematically described by formulas 3.52-3.55 [1], [3], where F^ is a reflection
coefficient seen looking into the lossless matching network:
1
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Figure 3.15. Bode-Fano limits for RC and RL loads.

The formulas 3.52 - 3.54 provide the following limitations on the matching
network design [3]:
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for given RL or RC values, a wider bandwidth can be obtained at the expense of a
higher in-band reflection coefficient fm,
a zero reflection coefficient is possible only if bandwidth is 0,
a perfect match is thus obtainable only for a single frequency,
when the quality factor of the RC or RL circuit increases it is more difficult to match
it;
The Bode-Fano criterion provides the optimum solution for the matching
network, which in practice can not be reached. The designer can u.se this criterion as a
benchmark and will know what the upper limit of its performance is.
In order to apply the Bode-Fano criterion and determine the theoretical limits for
the matching network an equivalent circuit of the load impedance must be evaluated.
Whatever the real model of load impedance is, the simplified model for the given load
must represent one of the four circuits given in figure 3.15. In practice, the actual model
of the device only in very few cases will match the one of four circuits derived for the
Bode-Fano criterion. Therefore, one has to bear in mind that the behaviour of the real
device may only match the response of one of the circuits depicted in figure 3.15 for the
particular frequency range, which in fact leads to an error in the optimum solution.
Once the equivalent model of the load impedance has been obtained the
appropriate limitation must be applied for the specified centre frequency, bandwidth and
maximum passband ripple. The final result is that optimal reflection coefficient versus
frequency can be plotted [1J, [3].

3.2.7. Biasing networks.

Since the proper parameters of the amplifier such as a noise, gain and input and
output VSWR must be maintained over variations of transistor temperature and its
parameters, the biasing network is of primary importance. The purpose of this circuit is
to provide the required quiescent point for the active component. It is worth mentioning
that the biasing network influences the gain, efficiency, power and noise performance
of an arbitrary amplifier, therefore its structure has to be chosen properly. There are
several biasing network configurations that are suitable for pHEMTs. Due to the limited
scope of this work and the fact that only one structure meets the requirements of
stability, low noise and high gain performance, this subsection covers only one, which is
given in figure 3.17 [42], [3]:
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Figure 3.16. Typical biasing network for pHEMT transistor in commonsource configuration.

The structure depicted above is based on the common-source configuration of
the transistor, which provides the best gain and noise figure performance and good
stability conditions. In this case, the transistor requires a bipolar power supply - gate
voltage is negative to the drain voltage. Moreover, one must bear in mind that the gate
voltage must be applied before the drain voltage to prevent the transistor from working
in unsafe region [42]. Practically, this obstacle can be overcome by including an RC
circuit with a longer time constant for the gate biasing network and then both sources
can be turned on at the same time.
Typically the biasing network is designed to reduce the leakage of the RF signal
into the voltage source, which reduces the available gain of the amplifier. Therefore, the
RF chokes (Li, L2) tends to produce high impedance over the specific frequency while
the bypass capacitors (C|, C2) shunt the RF leakage to ground. Gate and drain sources
are de-coupled from interfering with source of the signal and load by the blocking
capacitors Cb [53].
The biasing networks are also implementable with an aid of distributed
components and, in case of microstrip technology, the coupling capacitor may be
implemented as a quarter-wave radial stub (for broadband applications) that works as a
impedance transformer and transforms the open end into a short, whilst the RF choke is
usually represented by a high impedance quarter-wave transformer and transforms the
shorted end into an open, which reduces efficiently the RF leakage [53].

3.2.8. Specific requirements for Ultra Wide-Band systems.

Since UWB technology employs very low power transmission, the sensitivity of
reception must be very good to ensure that all data has been successfully retrieved.
Therefore an amplifier, which is designed to work as a low noise amplifier at the
receiving end of a UWB transceiver, must meet very stringent requirements;
•

very low noise figure,

• very high gain.
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low DC power consumption,
very broad bandwidth -3.1 - 10.6 GHz for FCC mask,
constant group delay,
moderate input and low output VSWRs;
The very low noise figure must ensure that the input signal to noise ratio is not
significantly worsened by the amplifier and that the SNR at the output allows non
problematic detection, while high gain will reduce the number of stages needed and
therefore contribute to DC power reduction. For battery powered system, the device
should consume as little power as possible. A transceiver working in the whole
allowable UWB band requires a very broadband characteristic of the LNA which, in the
ideal case, should provide a constant gain within the 3.1 - lOGHz band. Moreover,
since UWB technology is based on pulse transmission, the amplifier should have a
constant group delay characteristic so as not to distort the received pulse shape which
would be synonymous with a change in the information content. Since it is built to work
in chain with the other devices (coupler, detector etc.) in the transceiver, it must provide
low input and output reflection coefficients.
All the above requirements are in contradiction to each other. As was presented
previously, it is not possible to match the transistor simultaneously for low noise figure
with the highest gain over the very wide frequency band of interest, ensuring at the same
time that input and output VSWR is veiy low. It would seem that successful low noise
amplifier design for UWB transceiver in planar PCB technology, where the parasitics
are probably the most severe, is improbable. This work however, proves the opposite.
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4. Broadband Wilkinson Power Divider Design.
This chapter is devoted entirely to the design of a broadband Wilkinson power
divider. It begins with a short introduction of the microwave simulators used in the
project, as it is believed that at least a coarse description of their main features, strength
and weaknesses, as well as the parameters set in the simulations is required to truly
understand the design process. This section further introduces a step by step procedure
of Wilkinson power divider design - from the concept, through circuit simulation and
finally to fully three dimensional EM simulation. The frequency and time domain
behaviour of the circuit is presented and the comparison between the obtained results is
also portrayed.

4.1. Microwave CAD tools.

Every electromagnetic problem is governed by the Maxwell equations (available
in literature [1]). With the help of PCs and commonly available CAD tools, the process
of solving of Maxwell's equations is significantly simplified by the discretization and
numerical calculation within the finite calculation domain (proper boundary conditions).
There are several numerical methods available for the discretization of the problem and
these in general can be split into two main categories: time domain and frequency
domain methods. The former are suitable for the widest possible range of applications,
while the later highlight the spectral aspect of microwaves [54]. Microwave CAD tools
can be also classified based on the number of independent space variables (typically X,
Y, Z) upon which the current or field distribution within the finite space of the problem
depend. Therefore, one can distinguish ID, 2D, 2.5D and full three dimensional
methods/simulators - 3D. These methods solve a problem where the field or current
depend on one, two (cross sectional), two-and-a-half and three dimensions, respectively.
In this project the latest three methods were used in Microwave Office and CST
Microwave Studio, for which short descriptions are given in the following subsections.
Detailed information of the various numerical methods are widely available in e.g. [54].
In the current work the hybrid approach to design has been used, which means
that all the critical passive elements of the balanced amplifier have been analysed with
the aid of CST and their S - parameters matrices obtained in this way have been
exported to MWO and used in simulations of the whole devices.

4.1.1. Microwave Office.

Microwave Office (version 6.5) is very complex, object oriented database
microwave software package that is inherently synchronized with schematic, simulation
and layout of the circuit. It consists of two main parts - circuit simulator and EM
simulator. The circuit simulator is a very powerful tool which, based on parametric cell
libraries, can perform linear and non-linear simulations. In practice, large libraries
provide various components models from microstrip, stripline, wave guide, through
supply sources, discontinuity models and S-parameters of passive and active devices
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and non-linear models of the components. Therefore, the designer has a large selection
of models of the components to chose from for an arbitrary application.
Those models, available in the library, are derived from electromagnetic
simulations with an aid of 2.5D frequency domain Method of Moments (MoM). The
fact that they are already analysed contributes to a very short computation time of the
simulation. The schematic elements are directly associated with the extraction control
unit which is responsible for layout creation. The linear circuit simulator, extensively
used in this project, is very fast and equally accurate due to use of advance sparse matrix
reduction techniques and an incremental solving algorithm that efficiently reduces
redundant calculations. The MoM is the most popular method for solving problems of
planar structures for which most of the metal and dielectric lines lies in several
horizontal planes.
This package stands as a platform for the whole project and therefore it is worth
to point out its important practical features and simulation conditions. Once the circuitry
of the device under the consideration is completed, the simulation is set for a specific
frequency range and step between two adjacent simulation points. Then the required
graph and measurements are chosen to present the performance of the device. There are
various types of graph: rectangular. Smith chart, polar, 3D plot and a variety of
measurements to be assigned to the chosen graph - from linear such as port parameters,
noise figure, gain and circle measurement through non-linear power, voltage, source to
yield, load pull and plenty of others. After the simulation is finished calculated results
are presented on the graphs.
This software has very useful real time tuning and optimization functions that
allow, in an easy way, to adjust virtually every parameter of the circuit to obtain the
desired performance. This technique is very useful, however, for Just a small number of
variables. In this case manually sliding the bar designated to each variable changes its
value and the results can be clearly seen in real time on the appropriate graph. In
contrast, the optimization technique is a fully automated process that adjusts designated
circuit parameters such as values of the passive components, transmission line widths
and lengths and similar variables, to obtain user-specified goals (maximum gain,
minimum reflection coefficient etc.). This process is controlled by an error function that
provides quantitative information regarding a numerical error between calculated and
required performance of the simulated structure. This technique attempts to find the
minimum of an error function, yielding an optimized circuit and a cost function.
There are several optimization methods embedded in MWO, but Just a few of
them have been found particularly efficient in most of the cases. The simplex optimizer
(used in most of the problems in this work) method is particularly useful for a small
number of variables (typically up to 12-16) and finds a precise optimum solution very
quickly. However, when the number of variables increases, the improvement in error
function per iteration drops considerably. Two genetic algorithms with Gaussian and
uniform mutation are free from this disadvantage at the expense of the computational
time needed to obtain minimum value of an error function.
At this point it is worth mentioning that the accuracy of the circuit simulator in
MWO is highly dependent on the conditions for which the available models from the
libraries are valid. This is particularly important where those models are used out of
their constraints or when the circuit consists of various discontinuities placed very close
to each other and the wave that travels down has no time and space between one
discontinuity and another to establish proper TEM or quasi-TEM propagation. When the
available models must be used out of the typical conditions, the EM extraction process
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that automatically models the electrical characteristics of a single or group of layout
elements via the EM simulator must be used. This, however, requires a substantial
amount of time and should be performed only for the final, most accurate simulations.

4.1.2. CST Microwave Studio.

CST Microwave Office is a highly sophisticated, 3D electromagnetic tool based
on the Finite Integration Technique (FIT) and provides very fast and accurate simulation
of high frequency problems. The FIT is a mathematical approach that provides a spacial
discretization (meshing) which typically is applicable to various electromagnetic
problems - from static field to high frequency problems. In practice this method
discretizes the integral form of Maxwell equations for the given finite space of the
problem, and further calculates them in the time domain. Therefore, the FIT is rewritten
as Finite Discrete Time Domain - FDTD. In practice, it allows simulation of very
complex three-dimensional structures with lossy and anisotropic dielectric materials,
including conductor losses with skin effect and derives broadband S-parameters
matrices as well as displaying field and current distributions within the finite space of
the problem characterized by the electric, magnetic and open boundary conditions.
There are several schemes incorporated into the package. Version 5 features
three different solvers: time domain (widely used in this project), frequency domain and
eigenmode solver. The first, due its flexibility, can be virtually applied to almost all of
high frequency problems, particularly to those that require broadband simulations with
an arbitrary fine frequency resolution - for example UWB applications. All required
circuit parameters and field distribution within the required frequency range are derived
from Just one simulation pass. Moreover, it allows injection of various default and user
defined waveforms into the discretized structure, providing in this way transient time
analysis of the given problem. This is again very attractive for impulse regime
applications. The accuracy of the simulations, however, is extremely dependent on the
size of the mesh and the number of required time steps.
The frequency domain solver is suitable for rather low frequency applications periodic structures and antenna arrays, while the eigenmode solver is appropriate for
resonant structures such as filters, diplexers and cavities.
Since the convergence of the numerical method stands as a quite important issue,
the discretization of the problem is down to a proper mesh. There are several strategies
embedded in the software to provide a flexible and detailed spatial resolution for the
given problem to ensure the most effective simulation. As a main engine the Perfect
Boundary Approximation is employed to reduce the numerical effort that increases with
the problem size, and maps the structure and EM fields to a hexagonal mesh. It provides
a very good approximation of even very complex, curved objects as long as they are
greater than a single mesh cell. The Thin Sheet Technique is another technique that
extends the PBA by enabling an independent treatment of different dielectric parts
separated by metal layers. The Multilevel Subgridding Scheme ensures that a very dense
and fine mesh is localized only within the critical areas of a structure - where either
high current density or great magnitude of EM fields occur.
In practice those strategies can be controlled by manual, automatic and adaptive
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meshing schemes. The manual meshing is a somewhat old method and it is not
recommended. The designer is encouraged to work with Expert System - which is
probably the most effective way of working with CST. The mesh generator examines
the entire structure, determines its important elements and creates the mesh. This
strategy allows a trade off between accuracy of simulation and required computation
time, and is particularly useful at the very first stages of design. However, when there is
a need for precise simulation, another scheme - Adaptive Meshing - must be used. The
Adaptive Meshing refines the mesh discretization as long as the discrepancy between
two latest solutions is smaller than the user defined error. Typically, the regions with
high EM field concentration are recognized as regions where the mesh must be locally
refined. This technique significantly improves accuracy at the expense of simulation
time. Once the proper mesh solution has been found it is maintained for further
simulations.
There are several options through which a user can influence the meshing
process and therefore reduce the number of iterations required to obtain the most
accurate solutions. The Lines Per Wavelength option determines the spatial sampling
rate of the field, so the number of 25 (typically used in this project) means that the plane
wave propagating along one of the coordinate axis is sampled 25 times. Another
coefficient - Lower Mesh Limit - controls the maximum mesh step (set to 25). The
Mesh Line Ratio Limit (set to 50) controls the ratio between the largest and the smallest
mesh steps, which in practice prevents too dense meshing of crucial elements of the
structure. The singularity model for pec (perfect conductor) and lossy metal edges
reduces the need for very fine mesh around such edges and does not deteriorate the
required accuracy. There is also an option to refine the mesh at pec/lossy metal edges by
a required factor, because the field singularities at perfect conductor or lossy metal
edges occur and the mesh must be refined around those critical areas. This option (for
all of the microstrip problems in the project set to 4) forces the Expert System to
automatically refine the mesh at these areas. The mesh refinement is typically governed
by the Wavelength Refinement rule for which all the above options are set
corresponding to the wavelength.
The Adaptive Meshing technique is controlled, in practice, by two main options:
Maximum Delta S and Refinement Strategy. The former (set to 0.02) determines the
maximum deviation of the S - parameters calculated during two subsequent passes. The
mesh adaptation process stops once the S - parameters converge such that Delta S
between them drops below the selected level. In the case of extremely complex
structures the minimum and maximum number of passes can be set, so even if the
adaptive process does not find the required solution determined by Delta S, the
simulation will stop. This tends to prevent the leading of simulations into the unstable
state. The refinement strategy for all the problems in this work has been managed by an
energy based strategy. According to this scheme the mesh refinement is subject to high
electric and/or magnetic field energy density in the areas that require fine discretization.
The increase of the number of mesh cells is controlled by the specified factor - in this
work set to 0.7, which means that in the subsequent pass the number of mesh cells is
increased by 0.7.
The CST software is a very powerful tool when used properly. It requires an
advance knowledge of EM theory and very good understanding of physical aspects of
the microwave propagation.

79

4. Broadband Wilkinson Power Divider Design.

4.2. The Wilkinson power divider design.
As it was mentioned in section 3.2.4.1 the Wilkinson power divider is an integral
and extremely important part of the balanced amplifier. Its performance considerably
influences the overall performance of the balanced LNA, as it acts as an input and
output divider/combiner and is strongly responsible for amplitude and phase balanced
between the two branches of the amplifier.
Since it is considered as a crucial circuit in the project the investigation and
design it is subject to are split into three main subsections. The first two parts are
devoted to the design procedure derived form theory and concept for a broadband
Wilkinson divider, in which the design process, circuit creation and its performance
simulated m MWO are presented. The third part is dedicated to full three dimensional
simulation performed with an aid of CST. The results obtained in both cases are
compared and the discrepancy between them is explained.

4.2.1. The concept and modelling.

The concept of this device was drawn from the multi-section compensated
Wilkinson divider. This structure, in comparison with its archetype, provides improved
input reflection coefficient, due to % A, transformer at its input [3], and improved
bandwidth thanks to a number of quarter-wave sections with resistive terminations.
To fully understand the behaviour of the multi-section compensated power
divider it is worth starting the investigation from a typical single stage structure given in
figure 3.7 in section 3.2.4.1. The requirements for the Wilkinson divider are as follows;
•

equal division of power of the input signal (3dB structure)

•

|Sii|, IS22I, IS33I and isolation IS32I < -15 dB

•

effective frequency range of operation -3.1-10.6 GHz

•

substrate: Taconic CER-10: tano = 0.0035, h = 0.635 mm, t = 35 pm, Sr = 9.5

For the given centre frequency 6.85 GHz the single stage Wilkinson splitter and
its performance are plotted in figure 4.1 and 4.2, respectively;
MLIN
ID=TL1
W=w mm
L=l mm

'T

PORT
P=1
Z=50 Ohm

D-

PORT
P=2
Z=50 Ohm
RES

MLIN
ID=TL2
W=w mm
L=l mm

ID=R1
<'

R= 100 Ohm

i
PORT
P=3
Z=50 Ohm

Figure 4.1. Schematic of the single stage Wilkinson
splitter.
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S-parameters of single stage Wilkinson splitter
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Figure 4.2. S-parameter magnitudes of the single stage Wilkinson splitter.

Where 1 = 4.52mni and w = 0.25 are length and width of microstrip line that
correspond to % X, and ^J{2)Zq for 6.85 GHz. Due to symmetry of the circuit IS33I, IS23I
and IS31I are omitted on the plot.
As it can be clearly seen, although IS21I and IS22I nieet the requirements, the input
reflection coefficient |Sn| and isolation IS32I are not sufficient. The behaviour of circuit
IS typically narrowband and must be improved.
The single-stage compensated Wilkinson power divider employs a quarter wave
transformer at the input, which tends to enhance the effective bandwidth. The
parameters of the transformer at its input were tuned to obtain the finest performance.
The schematic and performance of the structure are shown in figure 4.3 and 4.4,
respectively:

PORT
P=1
Z=50 Ohm

MLIN
ID=TL3
W=0.95 mm
L=4.43 mm

Figure 4.3. Schematic of single-stage compensated
Wilkinson splitter.
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S-parameters of compensated Wilkinson divider
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Figure 4.4. S-parameter magnitudes of the single-stage compensated Wilkinson
divider.

One can see that the bandwidth of the device has been improved significantly.
Nevertheless, it still does not meet the requirements for input reflection coefficient and
isolation between two output ports. Therefore two-stage compensated structure must be
employed to provide desirable performance.
The two-stage Wilkinson inherits its broadband characteristic from Chebyshev
multi-section matching transformers that come into place of quarter wave transformers
in the output arms of the structure. Therefore, the design of the two-stage divider starts
from proper selection of Chebyshev transformers, of which the theory and design were
shortly presented in section 3.2.5.2.
It IS desirable to design two two-stage Chebyshev transformers that transform the
output port impedance 50 Q to an impedance for which its parallel combination
provides Z = 39.8 Q (impedance of quarter wave compensating transformer for 6.85
GHz). The sought after impedance was found as follows;
(4.1)

=39.8i3

=

' outl

^outl

^out2

where Zouti and Zout2 are output impedances of first and second branch respectively.
Since for 3 dB structure

;

7

-7

(4.2)

^ outi ^out2

‘outl

Zr,utl + 7,out2

2-7 outl

' outl

:39.8D

Therefore the Chebyshev transformers are to match Z^ = 50 Q to Zout = 79.6 Q. This
operation can be performed using suitable formulas or, which in practice is more
preferable, with the help of, already available, tables [1], [3]. In this case this approach
has been applied.
For a two-stage Chebyshev transformer with maximum ripple Tm = 0.05 and
Zout / Z,n = 1.592 = 1.5 the impedances of the first and second quarter wave transformers
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calculated from the values given in the table are Zi = 56.7 Q and Z2 = 66 Q,
respectively. Having calculated the required impedances, the required values of
terminating resistors can be calculated using the formulas given in section 3.2.4.1 or in
[55]. Those simple formulas yield Ri = 183.5 Q and R2 = 118.2 Q. The schematic of the
circuit and its characteristics are shown in figure 4.5 and 4.6, respectively:
MLIN
ID^TTI
WsO.31 mm
L^.46 mm
PORT
P*1
Z«50Ohm

IM.IN
10*TL5
Wa0.95mm
L^.43mm

MLIN
ID»TL3
W*0.456 n
LM.39mn’

PORT
p«2
Zb50 Ohm

.Zf-

R»118.2 0hl^>

MLIN
ID*U2
W*0.31 I
L«4.4em

'T
<
RES
ID*«2
R-183.5 Ohj!l>

MLIN
IO-TL4
W«0.456 mm
L«4.39 mm

PORT
P»3
Za50 Ohm

Figure 4.5. Schematic of the two-stage compensated Wilkinson
power divider.

Figure 4.6. S-parameter magnitudes of the two-stage compensated Wilkinson power
splitter.

One can see from the characteristics given above that, although the two-stage
compensated structure provides extremely broad characteristics, its performance may
still be improved to obtain symmetric characteristics related to the centre frequency. As
it was stated in chapter 3, a Wilkinson divider is the most important element of the
balanced amplifier - it determines the phase and amplitude balance, therefore it is
essential to ensure the same properties for each single frequency point in the band. The
theory, mathematical calculations and values provided in the tables do not take into
account physical properties of real transmission lines like dispersion and losses, and
provide only limited accuracy. Therefore, in the case of using microstrip lines, it is
worth using an optimizer or tuner to obtain the best performance.
To achieve this, a a tuning m which seven vanables were adjusted was
performed. The ultimate schematic with adjusted lengths and widths of the microstrip
lines as well as values of ideal resistors is given in figure 4.7:
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W1-0.3

W2-0.464

L1M.38

L2-4.296

MLIN
ID-TL1
W-W1 mm
L“L1 mm
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ID-TL4
W»W2 mm
L”L2 mm

Figure 4.7. The ultimate schematic of the broadband Wilkinson px)wer divider.

Its S-parameter magnitudes are plotted in figure 4.8;
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Figure 4.8. Final performance of the broadband Wilkinson divider.

As it can be seen on the figure 4.8 the overall performance of the divider has
been significantly improved. The transmission coefficient magnitude has been
maintained at the highest possible level - reaching not less than -3.2 dB; all the
reflection coefficients magnitudes from each port (|Siil, IS22I, IS33I) are better than -20 dB
in the whole band of interest and isolation IS32I is symmetrical and better than -20 dB as
well. This kind of performance allows us to assume that once this practically ideal
structure is implemented in microstrip configuration with real SMD resistors, it will still
provide the required parameters.
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4.2.2. The microstrip broadband Wilkinson divider - 2.5D simulation.

This subsection is intended to prove that the benchmark set by the “ideal”
schematic for broadband Wilkinson divider is possible to reach in its microstrip
configuration. The schematic shown in figure 4.7 consists of the sections of microstrip
lines and ideal resistors that do not introduce parasitic component into a circuit. In the
case of the full microstrip structure, the physical side of layout, the proximity of various
discontinuities and actual behaviour of SMD resistor are all taken into account in the
2.5D simulation.
This subsection is also split into two parts, the first of which concentrates on
SMD 0402 resistors' modelling, the second is devoted to actual microstrip Wilkinson
divider circuit creation and simulation.

4.2.2.1. SMD resistor modelling.
Since the Wilkinson divider is a crucial part of the balanced amplifier it is
important to design it in the most accurate way. Therefore a hybrid approach, which
combines the 2.5D and full 3D simulations to obtain the most efficient and accurate
design in considerably reduced time, has been employed at this stage of the project.
In the ideal case (section 4.2.1) the Wilkinson divider employs ideal resistors
that are characterised only by their resistance. The actual resistive component, apart
from a specified resistance value, is also characterised by unknown length and parasitics
- inductance and capacitance. The length of the resistor and its parasitics may be a
crucial factors in the actual performance of the divider. The finite length of the
component influences the actual phase shift between the two reflected waves, and thus
deteriorates the overall isolation between two output ports. Its parasitics play an
important role as well. Additional capacitances and inductances may introduce
undesirable resonances that might influence the S-parameters of the device. To reduce
the impact of all these unwanted effects, SMD 0402 resistors have been used in the
design of the Wilkinson divider in microstrip technology. It is believed that their small
size and thus almost negligible parasitic capacitances and inductances will only
insignificantly deteriorate their behaviour from pure resistive elements.
Therefore, at this point it is worth to evaluate the equivalent circuit of a typical
SMD 0402 resistor. For this purpose CST Microwave Studio has been used, where a
real resistor structure is examined. The length, width, high and the width of its
terminations are typically: 1 mm, 0.5 mm, 0.35 mm, 0.2mm and 0.2 mm, respectively.
The SMD resistor model has been drawn in CST's model editor to represent the actual
dimensions as it is shown in figure 4.9:
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Figure 4.9. Physical structure of SMD 0402 resistor.

As it can be seen from the above figure, the SMD resistor has been soldered to
the soldering pads 0.5 mm x 0.6 mm large. The final circuit arrangement and port
placement are shown in figure 4.10:

Figure 4.10. The arrangement of SMD resistor with solder joints.

The reference planes of input and output waveguide ports have been placed at
the ends of both solder fillets. The structure was simulated from 0 to 18 GHz, with
meshing and adaptive meshing properties as it was stated in subsection 4.1.2. and
resistance value of the resistive layer set to 50 Q and 500 iQ - to obtain broad range
model. The results were extracted as a S-parameters matrices and imported into MWO
in order to find a equivalent circuit of the model. The configuration of SMD component
shown in figure 4.9 can be represented by the circuit given below;
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CAP
ID*Ci
C«CfF

TLIN
10*TL1
Z0«50 0hm
EL«Lpad D«9
fob?

TIM
D«TL2
ZObSO Ohm
EKpad Dag
F0«7 GHz

RES
R»R Ohm

GHz

CAP
DbC2

C»CfF

Figure 4.11. Equivalent circuit of an arbitrary SMD resistor.

One can see that real resistive component not only represents pure resistance, but
also capacitance (fF) of the case, two senal inductances (fraction of nH) of the
terminations and solder fillets, two parallel capacitances (fF) that represent shunt
capacitance of the soldering pads to the ground plane of the substrate, and finally short
microstnp patch for connection with adjacent elements in the circuit. The model
extraction has been performed with an aid of the simplex optimizer, for which the goals
have been set to obtain an agreement better than -65 dB between the model and Sparameters from CST. The extracted model with the values of its constituent
components is given in figure 4.12. This circuit is valid for 50 to 500 from 0 to 18
GHz
CAP
IO»C1
C-28.5S f

UIN
IO-R3
Z0*S0 Ohm
EKpad Deg
FO-7 GH2

D>L1
L*0 26 nH

RES
»*R1
R>600 Ohm

'
I
I

IND
D>L2
L>0 26nH

TLIN
lO-TLI
Z0>50 Ohm
EKpad Deg
FO-7 GHz

=;]
CAP
ID-C2
C-64.26 F

CAP
IO-C3
C-64 26 F

Figure 4.12. Equivalent circuit of the SMD 0402 resistor.

The discrepancies between the S-parameters files obtained with 3D simulations
and those obtained from the model are shown on the plot in figure 4.13:
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Figure 4.13. Difference in the S-parametcrs between the equivalent circuit and 3D
model for 0 - 18 GHz.

As it is clearly seen the error associated with the equivalent model is well below
-60 dB through out the whole frequency scope. This allows us to assume that the model,
developed in this way, can be practically considered as perfect and can be used to
represent the actual behaviour of the SMD 0402 resistors in the circuit simulations,
which in this way are thought to give the most accurate results.

4.2.2.2. Microstrip circuit design and simulation.
The practically ideal Wilkinson divider, designed in the previous subsection,
needs to be implemented in microstrip configuration. The whole arrangement of the
circuit has to provide not only desirable parameters but also has to meet manufacturing
process constraints. Since a typical PCB manufacturing process has been employed in
this project the minimum microstrip width and gap are thought to be 0.2 mm. Moreover
the configuration and placement of each of constituent elements must not introduce any
undesirable mutual couplings, which is a very difficult requirement to meet bearing in
mind the use of very small SMD 0402 resistors.
It has been found that the section-bend configuration of the structure best meets
the requirement for performance and manufacturing constraints. The two-section
Chebyshev transformers have been simply organized in bend-section lines which have
the same lengths and widths as their counterparts shown in figure 4.7 of ideal broadband
Wilkinson splitter. This type of arrangement ensures the proper impedance and
electncal lengths of the specific sections and leaves the proper space for decoupling
resistors.
The first approach in microstrip broadband Wilkinson divider design is shown in
figure 4.14;
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Figure 4.14. Schematic of the broadband Wilkinson divider in microstrip configuration.

As It can be seen, the input port is followed by short 50
transmission line and
quarter wave compensating transformer with Z = 39.8
Then the circuit splits into two
symmetrical branches consisting of short sections of bent lines and SMD resistors
models depicted m figure 4.12 (hidden under 'subcircuif label). Bends with radius Ri,
R3, R4, R6 and R7 have been arbitrarily set to 0.7 mm, while the radii of R2 = 0.638 mm
and
R5 = 0.6675 mm have been calculated to obtain the desired lengths of each
section of 4.38 mm and 4.296mm, respectively. Each section of the Chebyshev
transformer has been terminated with a resistor of the required value - 82 Q and 160 H.
Both output ports have been preceded by short section of 50 Q microstrip line. The
performance of the circuit is given in figure 4.15;
Q

Q.

Figure 4.15. S - parameter magnitudes of the microstrip Wilkinson divider.

One can see that the response of the circuit is far away from the expected.
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Although the |S2ii can be acceptable, the reflection coefficients magnitudes |Siil, 1822!, |
S33I and isolation between the output ports IS32I do not meet the specification. It is easily
noticed that above 8 GHz the specified curves exceed -15 dB, which is understood as a
maximum allowable reflection level. The behaviour of microstrip circuits significantly
differs from the ideal one (subsection 4.2.1) due to several reasons. First of all the
circuit takes into account not only dispersion and losses in microstrip, but also considers
actual resistors' models and discontinuities along the way of wave propagation.
Therefore, the circuit parameters, strictly speaking the variables of its individual
elements, have to be adjusted once again using tuning or optimizer.
To simplify the optimization process and reduce time to find the solution only
six variables were set for adjustment - Wi, W2, R2, R5, W and L of the compensating
section. These vanables determine the length and impedance of the Chebyshev
transformers and quarter-wave compensating section. The optimizer goal was set to
obtain all reflections and isolation better than -20 dB in the whole frequency range.
Again the simplex optimizer was used and the results are given in figure 4.16:

S - parameters of optimized Wilkinson divider
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6.5

9.5

12.5

15

Frequency (GHz)

Figure 4.16. S - parameter magnitudes of the optimized microstrip Wilkinson divider.

As it is seen the performance of the circuit has been significantly improved. The
isolation IS32I is better than -17.7 dB in the whole band reaching even less than -20 dB in
most part of it. The |Sii|, IS22I, IS33I meet also the specifications and are better than -17
dB.
The schematic circuit and its layout that correspond to the response shown above
are given in figure 4.17:
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MCURVE
ll>7L17
W=0 61 mm
ANG=ANG7 Og

PORT
P=1
Z=50Ohm

MUN
IOTL10
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L=2mfn

ANG1=90

R1=0 7

MCURVE

ANG2=180

R2=0 939

WsO 61 nwn
ANG=ANG7 0g
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ANG4X90
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ANG5=180
ANG7=90

R5=045
R6=0 7
R7=0 7
MOJRVE
IOTL4
W=W1 own
ANG=ANG2 Deg
R=R2mm

Figure 4.17. The optimized circuit of the microstrip Wilkinson divider.

The optimizer found the best solution yielding a circuit with the values as
follows: Wi = 0.28 mm, W2= 0.424 mm, R2= 0.939 mm, Ks = 0.45 mm, W = 0.86 mm
and
L = 4.23 mm. The layout of the circuit with its dimensions in mm is shown in
figure 4.18:

6.4

Figure 4.18. The microstrip layout of the broadband Wilkinson
divider.

At this stage the design of the broadband Wilkinson divider is finished. However, since
it is a purely passive circuit it is worth examining it with an aid of full three dimensional
EM simulator.
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4.2.3. 3D EM simulation of broadband Wilkinson divider.

Having already created the actual layout of the circuit gives an opportunity to
export it as a hierarchical dxf file into CST Microwave Studio. This powerful software
is able to read this data, create a fully 3D circuit and perform the EM simulation.
Moreover, since it is a time domain simulator, it allows the use of predefined as well as
user defined pulses in order to determine the transient response of an arbitrary circuit.
Although the frequency 2.5 D solver gave very good results, it is believed that the time
domain response of the circuit is different and must be taken under the investigation.
Therefore the dxf layout file representing microstrip circuit of the Wilkinson
divider was imported into the CST project. According to the specification of the
substrate, its height, thickness of metallization layers, permittivity and loss tangent were
set in the finite space of the problem. The actual size of the problem was chosen
knowing that the whole EM field must be confined within the whole space of the
microstrip circuit and to reduce the size of the problem. Therefore, the size of the board
of 17.5 X 9.5 is thought to be sufficient and small enough to reduce the computational
time. The input and output ports have been set at the edges of the substrate. Their size
should not be smaller than five times the microstnp width by five times the thickness of
the substrate. The reference planes of the two output ports have been moved 1.5 mm
towards the inner side of the circuit. The three dimensional circuit is shown in figure
4.19;

Figure 4.19. Three dimensional model of the broadband Wilkinson
divider.

Solving the problem practically means solving the Maxwell equations within the
specified well defined boundaries. Therefore, it is extremely important to understand
and set proper boundary conditions and, if possible, symmetry planes to reduce the size
of the problem. Since, from an EM point of view, this is a quite complex circuit, the
bottom side of the structure was set as a perfect electric wall, whereas the remaining five
sides was left as an open. No symmetry plane was set, although the circuit seems to be
symmetrical along the XZ plane.
Several simulations were performed on this circuit, all of which were intended to
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provide a quantitative description of the problem, as well as give an insight into its time
domain behaviour.
Since the frequency range of operation spreads from 3.1 to 10.6 GHz it is worth
carefully testing the circuit between 2 and 12 GHz. The default excitation pulse whose
spectrum covers the required frequency span is shown in figure 4.20:
E<dtati9n: default

Figure 4.20. I'he default excitation pulse 2-12 GFlz.

In this case the simulation requires at least two passes - first with the pulse
injected into the port 1 and second with the pulse launched into port 2. These two passes
are sufficient to obtain a full S-parameter matrix due to the obvious symmetry of IS21I
and IS31I, as well as IS22I and IS33I. Since the frequency behaviour of the problem is
derived from the Fourier transform of the time signals, it is important to set a proper
accuracy of the simulation. This accuracy represents the amount of energy remaining in
the calculation domain for which the simulation stops and post processing takes place.
The smaller this value is the smaller the error it introduces. In encountered problems in
this work it was found that -40 dB was sufficient.
These two simulation passes required to obtain the S-matnx are well
documented by the energy level of the signal that leaves the structure and remains in it.
To determine whether the simulation is valid and did not reach an unstable state it is
worth checking the energy levels versus time of simulation. Those levels determine
whether the required calculation of the problem stopped when the energy still remaining
in the calculation domain was negligible, and the results obtained in that way are the
most accurate. A typical energy curve for the one simulation pass from port 1 to 2 is
shown in figure 4.21:
Field

Energy / dB
• Energy [:]

Figure 4.21. The signal energy level left in the
calculation domain vs time.
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This curve depicted above proves that at the time the simulation finished and the
post processing took place, the energy of the signal was insignificant - around -50 dB.
This allows us to assume that the simulation provides sufficiently accurate results.
The number of passes required to obtain Delta S < 2% and number of mesh cells
in the each pass are shown in figures 4.22 and 4.23;

Maxiniuiii Delta S versus Passes

MesticeNs versus Passes

Figure 4.22. Delta S vs number of passes required
to obtain the maximum allowable error.

piguj-g 4 23. Number of mesh cells vs number of
passes

These two plots presented above show how many passes were required to obtain
the required maximum error of the complex S-parameters calculated between two
subsequent passes and how far the discretization process went to obtain such an
accuracy. In this case the error below 1% was reached with the structure of around
730000 mesh cells in the fourth pass.
The S-parameters obtained in a such condition are shown in figure 4.24 (due to
symmetry conditions IS31I, IS33I and IS23I are omitted):
S-Parameter Magnitude in dB
• Sl,l

A S2,l
r 52,2
A S3,2

Frequency / GHz

Figure 4.24. S-parameter magnitudes of the broadband Wilkinson divider.
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One can see that, as it was expected, the performance of the circuit differs from
the one obtained through 2.5 D simulations. To examine these differences the
S - parameters matrix was imported to MWO and compared. The results can be seen in
figures 4.25 - 4.28;
Sll

Figure 4.25. Comparison of the input reflection coefficient magnitude |Sii|
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Figure 4.26. Comparison of the transmission coefficient magnitude IS21I

S22

Figure 4.27. Comparison of the output reflection coefficient magnitude IS22I
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S32

Frequency (GHz)

Figure 4.28. Comparison of the isolation (S32I.

One can see that all of the S-matrix coefficients obtainetd through careful 3D
simulation differ from their counterparts provided by MWO. The transmission
coefficient magnitude IS21I is roughly 0.2 dB worse, whereas the reflection coefficients
magnitudes
|Sii| and IS22I from CST almost overlap their MWO equivalents. This can
be easily explained by the fact that 3D simulations consider the circuit as a whole EM
problem with all its losses and discontinuities within the specified space, whereas the
MWO circuit simulation examines the whole circuit as a group of components for which
the designated models are valid within specified boundaries. The former does not take
into consideration the proximity of adjacent discontinuities and mutual couplings
between various elements of the circuits. This is particularly evident in figure 4.28
where the comparison of isolation coefficients IS32I is provided. The curve plotted from
MWO simulation clearly shows that IS32I is better than -20 dB in the whole frequency
band. Contrary to this, the IS32I obtained form 3D EM simulator displays that, although
the frequency range is the same, the characteristic of the curve is different and is only
better than -17 dB between 4.5 and 8.5 GHz. The reason for this phenomenon, apart
from the obviously more accurate simulation, is that MWO does not take into account
the proximity of the two bent output microstnp lines. The mutual coupling between
those two sections must certainly occur there, which as it can be seen, worsens the
effective isolation IS32I/IS23I.

To prove it, two E-field simulations were performed. In the first simulation the
pulse was launched into the port one to observe how it travels down the structure and
spot the areas of high E-field density. Therefore, the E-field monitor has been placed
within the substrate in XY plane. Since the excitation signal (figure 4.20) is symmetric
and has five peaks, its entire energy will be injected in five portions into the circuit. At
the time of 0.38 ns its main peak is being injected into the circuit which is displayed in
figure 4.29, where the absolute value of electric field is depicted with colour contours:
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Type
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Figure 4.29. Absolute E-field distnbution at 0.38 ns of the simulation time.

As It can be seen, at the time the main part of the signal enters the computation
domain, the energy provided by its first peak approaches the outputs of the circuit. The
second peak at the same time has been equally divided and travels down the first stage
of Chebyshev transformer. By the time of 0.44 ns the main part of the energy of the
signal passes the discontinuity between the quarter wave compensating transformer and
the inputs of Chebyshev transformers, travels down the microstrip line to approach first
decoupling resistor, which is displayed in figure 4.30:

I

Figure 4.30. Absolute E-field distribution at 0.44 ns of the simulation time.

About 20 ps later the wave passes first decoupling resistor, which is depicted in
figure 4.31;
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I

Figure 4.31. Absolute E-field distribution at 0.46 ns of the simulation time.

It is clearly seen that, although the resistor tends to provide isolation the mutual
coupling between the two branches, due to their proximity, is inevitable. At the time of
0.5 ns similar coupling occurs at the output of the structure and is displayed in figure
4.32:

Figure 4.32. Absolute E-field distribution at 0.50 ns of the simulation time.

By the time of 0.7 ns there is no energy left in the circuit. This simple
visualization allows to understand the actual character and behaviour of the circuit. It
simply shows the route of the wave propagation and its interactions.
In the second E-field visualization the excitation signal was injected into the
output port 2 to observe the energy leakage to the port 3. The first substantial portion of
energy passes the second decoupling resistor by the time of 0.35 ns. The E-field
visualization is shown in figure 4.33:
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• E'^Field (pc»k)
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Figure 4.33. Absolute H-field distribution at 0.35 ns of the
simulation time. Excitation at the port 2.

One can clearly see that at the moment when the main peak of the signal enters
the structure at the port 2, a small fraction of the energy of the subsequent peak leaks to
the port 3. This is an undesirable phenomenon and proves the concept of mutual
coupling between two output lines. This is even more severe when the main peak of the
signal, that carries a substantial portion of energy, reaches the same point - figure 4.34:

I

I

Figure 4.34. Absolute E-tield distribution at 0.42 ns of the simulation
time. Excitation at the port 2.

As it is presented above, a simple E-field visualization helps to explain the
actual behaviour of the broadband Wilkinson divider. Due to proximity of some some
sections of microstrip line, a disruption in the current flow and mutual coupling
determine the overall behaviour of the circuit. However, despite that, the performance of
the circuit still meets the specifications and minimum isolation of -17 dB is still
sufficient for use in balanced low noise amplifier.
Since the balanced amplifier is supposed to operate in a pulse regime and it has
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been found that the 5^^ derivative of the Gaussian pulse best fits the FCC mask, it is
worth examining this structure for this particular excitation pulse. The 5*^ derivative of
the Gaussian pulse is defined as follows:
y{t)=A-

-r

, lO-f
-15-/
+ ^=—:rH------- r lexp ----- ;

(4.3)

2-0-^

where:

cr=51-10

and

.4=j——
J.5-10

The actual time domain representation of the pulse is shown in figure 4.35:
Excitation; 5th derivative of Gaussian pulse

Figure 4.35. Time domain representation of the 5th derivative of the Gaussian
pulse.

Having a well defined pulse it is worth examining the broadband Wilkinson
divider in the time domain. Therefore the structure shown in figure 4.19 was excited
with the 5^*^ derivative of the Gaussian pulse and its performance was evaluated based on
time representation of the signals transmitted and reflected between and from the
specified ports. Since the structure is symmetric only Sll, S21, S33 and S32 are shown.
In the figure 4.36 the input signal and its reflection from port 1 are displayed:
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Time Signals

Figure 4.36. Time domain representation of excitation pulse and its reflection from
port 1.

One can see that the amplitude ratio of these two signals is A1/A2 =
0.8748/0.06977 = 12.54. Therefore the return loss is equal to;

RL = -10\og{A^I A^) = -2\.96dB

(4.4)

The reflection from the port 2 is given in figure 4.37:
Time Signals

Time / s

Figure 4.37. Time domain representation of excitation pulse and its reflection from port

2.

In this case the return loss from the port 2 and, due to the symmetry of the
circuit, port 3 is RL = - 25.12 dB. In the figure 4.38 the time representation of the input
signal and the signal transmitted to the port 2 is shown;

101

4. Broadband Wilkinson Power Divider Design.

Time Signals
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4.7014e-010

6e-010
8e-010
6.3278e-010

le-009

Time / s

Figure 4.38. Time domain representation of the excitation pulse and the pulse
transmitted to the port 2.

From the figure given above one can easily evaluate the insertion loss
accompanied with the transmission of the signal to the port 2/port 3. The insertion loss
calculated from the time signals is around -3.876 dB.
The isolation between the port 2 and port 3 can be evaluated form the figure 4.39
given below:
Time Signals
d=4.9555e-011

Figure 4.39. l ime domain representation of the excitation pulse and the
transmitted between the port 2 and port 3.

The isolation coefficient calculated from the amplitudes of the curves presented
in figure 4.39 is -19.3 dB.
One can notice that the frequency and time performance of the circuit differ. It
might seem that its time response would be significantly worse. However, as the above
results prove, apart from the transmission coefficient, all the reflections and isolation
coefficients are equal if not better than their frequency domain counterparts. The
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comparison is shown in the table 4.1:
Coefficient

Frequency domain fdB]

Time domain fdB]

|Sn|

-21

-22

IS22I, IS33I

-22

-25

IS21I, IS31I

-3.3

-3.9

IS32I, S23

-17

-19

Table 4.1. The comparison of the transmission and reflection coefficients for time andfrequency domain.

Those results prove that the broadband Wilkinson divider developed and
designed in this subsection can be used in pulse regime applications, particularly in
UWB low noise amplifier.
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5. Single - Stage Broadband Low Noise Amplifier.
This chapter presents the design of broadband single - stage low noise amplifier.
It is split into two main parts, first of which is dedicated to broadband DC biasing
network design, whereas the second part concentrates solely on broadband single - stage
LNA. Since there are many aspects of an LNA design this section is also broken down
into several subsections in which the stability, gain, noise and matching issues are
described in detail. This chapter delivers not only the whole scheme of broadband single
- stage LNA design but also highlights the bottlenecks of its practical implementation
and the noise-gain-stability-bandwidth aspects.

5.1. Broadband DC biasing circuit design.

The importance of the DC biasing network has been already pointed out in the
section 3.2.7. of chapter 3. This subsection intends to provide not only the methodology
for broadband DC biasing network design but also to show the potential obstacles that
may occur during its implementation.
Since the parameters of the low noise amplifier are mainly dependent on the
transistor's quiescent point, the maintenance of proper DC bias conditions is of primary
importance in the practical design. All the parameters of the amplifier such as gain,
noise figure, stability, input and output VSWR are dependent on the drain and gate
biasing points. 3’herefore, the design of an arbitrary active device, an amplifier in
particular, must begin with careful modelling of biasing networks.
The biasing network must provide the proper quiescent point for a transistor and
also the isolate the RF and DC signals. Since the gate and drain DC voltage are supplied
to the electrodes which also work as a RF input/output in common source configuration,
isolation between those two functions is required. This is a very complicated problem
and from the physical point of view, regardless its actual circuitry, the bias network has
to deliver the DC power in one way and provide a perfect barrier for RF signal in the
other way. Moreover it should not influence the input and output reflection coefficient
of the active device employed in the circuit to ensure that its intrinsic properties remain
unchanged, which in practice mean that the highest gain, the lowest noise figure and the
broadest bandwidth are available regardless whether the DC network is taken into
account or not. All those stringent requirements are difficult to meet, particularly when
considering broadband performance.
The biasing network can consist of either lumped elements or a combination of
lumped and distributed components. The former is practically suitable for low frequency
narrowband application, whereas the latter is right for a broadband applications even up
to millimetre-wave range and thus it has been used in this project.
The concept of biasing network derives from the simple LC circuit shown in
figure 5.
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IND
ID=L1
L=LnH

PORT
P=1
Z=50Ohm

RES
I0=R1
R=R Ohm

D-

PORT
P=2
Z=50Ohm

CAP
ID=C1
C=C pF

i
Figure 5.1. lire LC biasing circuit concept.

The circuit shown above explains the basic concept of a DC biasing network.
Assuming that the RF signal enters the circuit at the port 1, whereas the DC supply is
applied to the port 2, the inductance L provides high reactance Xl = coL for the centre
frequency of RF signal, which prevents it passing through the inductor and appearing at
the DC supply line. However, since there is always an RF leakage through the inductor,
the capacitor C, thanks to its low reactance Xc = 1/coC, shunts that RF leakage to
ground. From the DC signal path, the resistor R is to set the proper quiescent point,
whereas the inductor L provides a low impedance path to the gate/drain lead of the
transistor. Since the real RLC components are subject to parasitics, the implementation
of this circuit is somewhat restricted to low frequency naiTOwband applications.
For broadband high frequency applications the distributed element or
combination of distributed and lumped element networks are more suitable. The former
use only microstrip lines and patches to provide the required values of inductance and
capacitance, while the latter contains both microstrip and lumped RLC components. The
difficulty of using lumped element components for this purpose is that one has to bear in
mind their actual equivalent circuits that determine their utilization. For instance, in case
of a capacitor, its equivalent circuit is shown in figure 5.2:
CAP
ID=C2
CsCOpF

RES
ID=R1
R=R Ohm

^nnr^\/\A-r -a
I
i

CAP
lOsCl
CsCp pF

-H h—
Figure 5.2. Equivalent circuit of the multilayer SMD
capacitor.

Those elements associated with the nominal capacitance Co are: series resistance
equivalent series inductance Ls and parallel capacitance Cp, which determine the
series and parallel resonance as well as transfer function. Therefore, for bypassing and
coupling applications, the capacitor must be chosen to provide low transmission loss
with parallel resonance far beyond the frequency range of interest. In the ideal case, for
the frequency of design, the capacitor should have the series resonance for which its
reactance is zero and equivalent series resistance equal to the Rs. For broadband
applications a set of capacitors of various values and resonance characteristics should be
used.
Rs,

In this project, however, only the distributed element approach has been
employed. Since the biasing network must consist of inductive and capacitive like
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elements, its mierostrip representation must provide the same type of behaviour.
Therefore the distributed properties of mierostrip transmission lines can be employed to
act as a LC resonance circuit. The simplest configuration of a combination of quarterwave high and low impedance mierostrip lines shown in figure 5.3:
PORT
P=1
Z=50 Ohm

r

MLIN
ID=TL1
W=0.1 mm
L=3.9 mm

PORT
P=2
Z=50 Ohm

MLIN
ID=TL2
W=3 mm
L=3.9 mm

Figure 5.3. Quarter-wave stub biasing circuit.

Typically, the first section of the mierostrip line is designed for 90° phase shift
and high impedance path for RF signal, the second TL2 is designed to provide the RF
short that is DC open, which is a low impedance quarter-wave long line for the centre
frequency. The well known quarter-wave transformation takes place. The stub
transforms the open end into the short, which is further transformed by high impedance
line TL1 into open. Therefore, for the RF signal that appears at the input of the biasing
network, it acts as a bandstop filter. On the other hand, the DC voltage applied at port 2
is easily delivered to the port 1 to set the proper quiescent point of the active device. The
performance of the above circuit is depicted in figure 5.4;
S - parameters of the biasing network
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Figure 5.4. The reflection coefficient SI 1 and transmission coefficient S21
magnitudes of the biasing network.

As one can see the transmission coefficient magnitude fi'om the port 1 to 2
reaches -48 dB for the centre frequency of UWB band, and is better than -15 between
5.37 and 7.9 GFlz, which indicates that its effective bandwidth is around 37 %. The |
Sll| fi’om the input if the circuit is better than -0.1 dB proves that this structure
efficiently blocks the RF signal around the centre frequency.
The rather narrow bandwidth of the circuit presented above is mainly subject to
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the bandwidth of the quarter-wave transformers it consists of Therefore utilization of
elements with wideband characteristics can significantly improve the performance.
Since the open stub has a relatively narrowband characteristic, it may be replaced with a
radial stub, which acts as a broadband bypassing capacitor and finds its application
mostly in biasing networks of microwave amplifiers. Its superiority over the typical
quarter-wave open stub arises from the fact that it does not suffer from junction
discontinuity as low impedance lines do and even gains from the larger fringing
capacitance at the open end which effectively adds a lumped capacitor effect. The
biasing circuit with radial stub is shown in figure 5.5:
PORT
P=1
Z=50 Ohm

MLIN
ID=TL1
\N=0.2 mm
L=4.2 mm

T

PORT
MSRS7\JB2 P=2
ID=ST1
Z=50 Ohm
Ro=3.71 mm
V\/g=0.5 mm
W=0.2 mm
Theta=100 Deg

Figure 5.5. Radial stub biasing network.

The performance of the circuit is depicted in figure 5.6:

Figure 5.6. 'the IS21I and |Sii| of the radial stub biasing network.

This time the magnitude of the transmission coefficient reaches -52 dB at the
centre frequency and the -15 dB band is 8 % wider, which is not a significant
improvement. This structure, however, can be further improved using double radial stub
element, which is shown in figure 5.7:
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MLIN
ID=TL1

MDRSTUB2
ll>ST1
Ro=4.05 mm
Wg=0.5 mm
W=0.2 mm
Theta=75 Deg

figure 5.7. Double radial stub biasing circuit.

W and L are width and length of the input quarter-wave transformer that
correspond to Z = 75 Q and 1/4. Ro is an outer diameter, Wg is the width of crossing of
stub and microstrip line, W is the width of the end of the stub connected to the
microstrip line, and Theta is the angle of the stub. The values of each parameter have
been tuned and found for the best performance which is displayed in figure 5.8;

Figure 5.8. The |S2i| and |Su| of the double radial stub biasing network.

One can see on the above plot that the effective RF rejection bandwidth is
significantly improved and better than -0.8 dB throughout the entire frequency range of
UWB. This is reflected in the |S21| that is better than -15 dB from 4.58 to 9.45 GHz,
giving 71 % of transmission bandwidth. This structure proves to have superior features
that make it the most suitable to set the quiescent point of the transistor in a UWB low
noise amplifier. It has been found that the bandwidth is in direct proportion to the angle
0 of the radial stub, whose radius is determined by the wavelength.
Based on the double radial stub structure the circuitry from the DC supply level
has to be also developed. The purpose of this circuit is to set the appropriate biasing
point and, particularly in case of gate lead of the pHEMT transistor, prevent electrical
damage when exceeding the voltage breakdown limits, which may happen during
turning on of the gate supply voltage. Therefore, the gate biasing network has been
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proposed as it is depicted in the figure 5.9;
MUN
IO=7L3

w^ei

Figure 5.9. Circuit schematic of the gate biasing network.

The circuit pictured in figure 5.7 is followed by 50fl SMD resistor (SUBCKT
ID=S1), shunt InF capacitor and IklQ SMD resistor (SUBCKT ID=S2). The DC supply
line ends at the port 2 with a 4 x 4 mm copper patch. The models of both 0603 SMD
resistors, for the range of 50 - 1500 iQ, have been extracted in a similar way as was
presented in section 4.2.2.1. Their equivalent model in shown in figure 5.10:

Li:0 3B
1345

H I—
PORT
P=1
Z=SOOhm

MUN
tD=TH
Ws09tr
L=0 3inr

[w:

>-*<]

"T'

I

(

Figure 5.10. Equivalent circuit of 0603 SMD resistor.

As one can expect, all the parasitic components' values are greater than in case of
0402 resistor - Cp = 134.5 fF, Ls= 0.38nH and C = 48.5 fF.

The actual performance of the circuit (figure 5.9) is given in the S - parameter
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plot in figure 5.11:

Figure 5.11. S - parameters plot of the gate biasing network.

As it is shown from the plot above, the RF reflection bandwidth is better than
-0.75 dB from 3.1 to 10.6 GHz, whereas the S21 magnitude is better than -40 dB in the
same band. This outstanding performance, which is superior to all of those presented
above, ensures that the circuit presented in figure 5.9 will provide the required biasing
conditions in the whole frequency range. The 1 kH resistor prevents a potential high DC
voltage that may exceed the voltage breakdown of the transistor, whereas the 50 Q
resistor sets the proper voltage at the gate electrode. The circuit RF response is
significantly improved using InF capacitor that contributes to the bandwidth extension.
It is intended to bypass any low frequency RF signals that managed to pass through the
quarter-wave transformer and radial stub. Since the gain of the typical pHEMT
transistor is greater at the lower frequency range, the biasing network can help to flatten
it. It can be designed to allow low frequency leakage into the DC line, which is further
shunted by the bypass capacitor. This approach is described in detail in the subsequent
section of this chapter.
Since the biasing network must not affect the reflection coefficient of either
input or output of the transistor it is connected to, its input impedance should be as large
as possible. In the figure 5.12 the input impedance |Zin|of the gate biasing network is
plotted;
Input impedance
15000
7.25 GHz
12204 Ohm

12000

1ZIN(1)| (Ohm)
Gate biasing circuit 1

9000
6000
3000

0.5

3.5

6.5
9.5
Frequency (GHz)

12.5

15

Figure 5.12. Input impedance of the gate biasing network.
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As it can be seen, an impedance of almost 12 kfl has been obtained at the input
of the biasing network at roughly centre frequency. This ensures that the network does
not load the input/output of the transistor.
The ultimate layout of the gate biasing network is shown is figure 5.13;

Figure 5.13. Micro strip layout of the gate biasing
network.

The drain biasing circuit is practically identical with tlie gate one. The 50 Q
resistor has been replaced with 210 Q to set a 1.5 Vds and 10 mA of current from 3.6 V
of source supply, whereas the 1 kfl resistor has been removed as the drain of the
transistor is not prone to voltage breakdowns unless maximum Vds is exceeded. The
performance of the drain biasing circuit is shown in figure 5.14:
Drain biasing circuit

-20
-40
-60
-80

-100
0.5

3.5

6.5
9.5
Frequency (GHz)

12.5

15

Figure 5.14. S - parameters plot of the drain biasing network.

One can see that, although slightly changed, both |S21| and |S11| meet the
requirements. The reflection coefficient magnitude is better than -1 dB, reaching -1.5 dB
at the edge of the band, when the transmission coefficient magnitude is better than -40
dB virtually in the entire band.
As it has been presented in this subsection, the design of broadband biasing
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networks in not an easy task, which is, to some extent, due to the lack of information in
the literature and a difficulty of modelling ultra-wideband devices.

5.2.

The single-stage broadband low noise amplifier design.

This subsection is entirely dedicated to the single - stage, broadband, low noise
amplifier design and is broken down into several subsections that introduce the step by
step process of the actual design. Its starts from the sections devoted to the transistor
used in the project and highlights the layout and parameters issues, then presents the
matching problems and finally the single - stage low noise amplifier.

5.2.1. The choice of the transistor.

The choice of the transistor that provides the required parameters for a
broadband low noise amplifier is not an easy task and needs very careful consideration.
In the practical design this active device must not only provide the desired noise figure
and gain, but also must provide low power consumption (as the ultimate amplifier is
intended to be powered by a single battery) and must be relatively inexpensive.
Moreover, it must come with the precise data sheet that examines that particular model
from the S and noise parameters aspects as well as from voltage and reference planes
aspects.
As it has been already mentioned in chapter 2, the most suitable type of the
transistor for low noise high frequency applications is the pHEMT device. From all
currently available pHEMT transistors on the market only three stand as possible
candidates for an implementation in low noise amplifier for UWB receiver. These
transistors are as follows; NEC 3210S01 and Agilent's ATE - 36163 and ATE - 36077,
for which all the important parameters are listed in the table 5.1:
Type

Biasing
conditions
Va. IV] hsfmAJ

F = 3GHz

F=7GHz

F=ll GHz

NF„i„ IdBJ GA IdBJ NF„,i„ IdBJ Ga IdBJ NF„,„ IdBJ Ga (dBJ

ATF 36163

1.5

10

0.53

16.75

0.71

12.06

0.97

9.44

ATF 36077

1.5

10

0.3

18.4

0.34

15.1

0.47

12.6

NEC 3210s01

2

10

0.26

20.35

0.29

17.2

0.33

14.1

Table 5.1. Typical noise and gain parameters for the commercially available pHEMT transistors.

The values of the parameters presented in the table above were obtained in the
following conditions:
• temperature of measurement environment - 25°C
• characteristic impedance of the system - 50
• common source configuration in all cases
• associated gain at minimum noise figure

(Tsource = Topt)
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From the parameters given in the table, the NEC device seems to provide the
best gain-to-noise criterion. However, its data sheet and information obtained either
from the vendor or form the manufacturer do not include important aspects like the
reference planes and substrate parameters of the measurement set up. Therefore, from a
practical point of view, bearing in mind the design is based on S - parameters and linear
analysis, ail the provided information is of little use. In the case of the ATF - 36077,
although its performance is of the first-rate, there is also not enough information
available on the measurement set up. Moreover, since it uses a low-parasitics ceramic
package, it is relatively expensive. The third contender is inferior regarding the gain-tonoise performance to the two mentioned above. However it comes with a detailed
specification of the reference planes placement that were set during the measurement.
This very important attribute makes the ATF - 36163 the best option for the low noise
amplifier for UWB receiver and although it provides just a moderate gain/noise
response, it still meets the requirements (NF < 1 dB, G > 10 dB from 3.1 - 10.6 GHz)
that are believed to fulfil the UWB LNA's specification. Its plastic package (SOT 363)
and relatively not top-class parameters make it also inexpensive, which in terms of cost
reduction is a very important attribute.
The reference planes for both S and noise parameters obtained through the
measurements of ATF - 36163 are shown in figure 5.15 [56J:
REFERENCE
PLANES

I

r

TEST CIRCUIT

1

r
,

Figure 5.15. The reference planes placement of the
measurement of ATF - 36163 low noise pHEMT
transistor in SOT 363 package. [56]

Unlike typical ceramic packages, the SOT 363 (SC-70) package has its reference
planes for both S and noise parameters at the end of the device leads [56]. The S and
noise parameters have been measured in a test fixture specially designed for this type of
package and the effect of the grounding of the four source leads as well as the effect of
the substrate have been de-embedded. This gives the designer the opportunity to create
his own grounding circuit, with an arbitrary selection of via holes and layout
dimensions. In practice, it means that the S - parameter matrix provided with the device
is valid for any type of substrate, layout configuration and grounding scheme used by
the designer. This, further, ensures that the active device built based on this component
will provide the expected parameters. The data sheet of the ATF - 36163 is available in
the Appendix A.
From now on, the entire design process discussed in the subsequent chapters,
sections and subsections is based on the S - parameter matrix for Vd^ = 1.5V and
Ids = 10 mA provided by Avago Corporation (formerly Agilent).
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5.2.2. Layout and grounding circuit modelling.

The ATF - 36163 transistor has four source leads all of which needs to be
properly grounded to obtain proper RF performance. As was mentioned in chapter 2 the
common source configuration is the most suitable for high gain and low noise
applications, therefore great care must be taken to model properly the layout of the
transistor and its source grounding.
Since inductive source degeneration, that improves stability, input and output
VSWR at the expense of gain (presented in section 2.2), works efficiently only over a
rather low frequency range and may cause instability problems at higher frequencies, it
cannot be employed in an amplifier that covers such a broad bandwidth. The grounding
scheme in this particular case must introduce as little inductance in the source leads as
possible. This strategy is intended to reduce the effective inductance on the source
current flow path and to achieve this a set of via holes should be used. The parallel
combination of the inductances that are introduced by each via hole contributes to the
overall reduction of source-to-ground plane inductance. The number of via holes that
can be used to provide proper grounding for each lead are somewhat limited by the ratio
of the diameter of the via hole to the thickness of the substrate (for plated through vias)
and by the minimum distance between the centres of adjacent via holes. The size of the
package and distances between the adjacent leads do not leave to much flexibility in the
via holes arrangement. The layout and via hole arrangement proposed by the
manufacturer is shown in figure 5.16 (is also available in the Appendix A):
026 ----^

T"

0.035

p----

BQD
DDB

j

u 0.016

Figure 5.16. The layout and via hole arrangement for
36163 transistor. All dimension in inches.

ATF

The Package and leads description is available in figure 5.17:
SOURCE [[J

im drain

SOURCE ITT

m SOURCE

gate nr

HI SOURCE

Figure 5.17. Configuration of the leads of the ATF - 36163 transistor.
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As one can see from the figures presented above, there are not too many options
for the layout and via hole positioning, which are also subject to the limits of the
manufacturing process. The layout suggested by the manufacturer requires slots of 0.2 x
0.2 mm, which are very difficult to manufacture in a standard PCB process. Moreover,
knowing that the current flow is subject to the skin effect and the effective inductance of
the hollow and solid vias are virtually the same, the effective current path for the single
source lead is determined by the radius and height of the via hole. Therefore the greater
the effective cross section of the via hole barrel, the greater the path where the majority
of the current flows (according to the rule of the lowest impedance path) and the lower
the inductance of this path. Having constant height of the via hole and the skin effect for
any given frequency within the frequency range of interest, the only factor that
determines the inductance along the source-to-ground plane path is the circumference of
the via hole and its placement in relation to the source lead. The circumference of the
slot vias proposed by Agilent is 0.8 mm for each source lead.
In this work a different solution for the grounding circuit is proposed. Since there
are two adjacent source leads on each side of the package (figure 5.17), a common pad
for each pair can be used. To reduce the length of the current path to ground, the via
hole centre has been placed as close to the package as possible. The size of the pad - 1.3
X 1.3 mm, is to provide a proper mounting area for good solderability, whereas the via
hole diameter is 0.8 mm. The placement of the via hole tends to ensure that the current
will use the whole available path from source lead to the ground so that the effective
circumference for each source lead is
7t-/?= 1.256 mm (half of the via hole
circumference), which is an improvement of 57 %. This strategy is believed to reduce
the effective inductance and has been supported by the idea drawn from [54]. The
increase of capacitance to ground for each source lead is insignificant and has virtually
no influence on the RF performance of the pHEMT transistor. The ultimate microstrip
circuit for the ATF - 36163 developed in this way and the layout that it represents are
presented in figure 5.18 and 5.19, respectively:

PORT
P«1
Z«50 Ohm

MLEF
ID-TL8
VV*0.4mm L J
L«0.45 mm
F
MSUB*SUB1 1

SUBCKT
ID-SI
NET-“F361631A’

MLEF
ID-TL6
W-0.4 mm
L-0A5mm
MSUB-SU81

MLEF
ID-U7
W*0.4 mm
L«045mm
MSUB-SUB

MLEF
IO-TL2
W-1.3mm
L-0.G5 mm
MSUB-SUB1

VIA
ID-V1
D-0.8mm
H-0.635mm |
T«0.4nim
RHO-1.43

MLEF
ID-TL5
W»0.4mm
L-OASmm
MSUB-SUB1

MLEF
IO-TL1
^1.3 mm
L-0.66 mm
MSUB-SUB1

MLEF
ID-TW
W-1.3mm
L-0.65 mm
MSUB-SUB1

PORT
P-2
Z-60 Ohm

MLEF
IO-TL3
Wb1.3 mm
L^.65 mm
MSUB-SUB1

VIA
ID-V2
0-0.8 mm
H-0.635 mm |
T-0.4 mm
RHO-1.43

Figure 5.18. Microstrip circuit schematic for the layout of A'l'F - 36163 pFlLM l'
transistor.

The circuit shown in figure 5.18 consists of the sub-circuit with the S and noise
parameters matrices, microstrip components and via holes.
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1.3

X

1.3 mm

0.4 X 0.9 mm

via hole diameter = 0.8 mm

S>0.4x 0.9 mm

1.3x 13 mm

Figure 5.19. Microstrip pad configuration and
via hole placement for ATF - 36163.

The entire design process presented in the following section of this work is based
on the full integration of the S and noise parameters matrices with the actual microstrip
layout and grounding circuit of the transistor. From now on, the term “transistor” will
define the actual transistor with its functional layout and grounding circuit.

5.2.3. Stability of the transistor.

The stability of a transistor is one of the most important aspects a designer must
have a close look at to determine whether the amplifier is intrinsically stable and does
not need any care to ensure it or if it is only conditionally stable and requires great
attention to achieve the stability conditions. Therefore, in either case, the transistor has
to be put against the stability criterion and carefully examined not only in the frequency
range it is intended for, but also for the lower and higher frequencies around the band.
The stability/instability of the transistor significantly dictates the conditions of the
design, its potential difficulties and constraints.
To diagnose the stability of a transistor, Rollet's criterion (section 3.1.2) can be
used. In practice there are two options to check the stability, one can use the
mathematical formulas provided by the theory (formula 3.6 and 3.7), which is
convenient only for narrowband applications, or use CAD tools to plot the K and A
coefficients. Since, in this work, the stability of a transistor must be checked between at
least 2 and 12 GHz, the latter has been employed. In the MWO package a designer is
left with K and B1 coefficients at his disposal, where the K is defined by the formula 3.6
in section 3.1.2 and the B1 is described as follows:
(5.1)

where A is defined by the formula 3.7.
The necessary and sufficient conditions for unconditional stability are K >1 and B1 >1.
The transistor structure shown in figure 5.18 has been examined for the
unconditional stability from 0.5 to 15 GHz and the results are presented in figure 5.20;
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Figure 5.20. Stability coefficients K and B1 for the ATF-36163
pHLM'l' transistor.

One can see that between 0.5 and 15 GHz there is not a single frequency point
for which the transistor is unconditionally stable. This means that there are reflection
coefficients of the input or output network for which the output or input reflection
coefficient of the transistor is greater than 1. The fact that this particular transistor is not
unconditionally stable means that it is potentially unstable and therefore must be taken
into careful examination to determine and understand which reflection coefficients of
the input or output networks make it unstable. Then, through a diligent design process,
the input and output circuits are designed to avoid the problematic reflection coefficients
yielding a stable device.
Since the A I F - 36163 is potentially unstable, another tool has been used to
determine the areas of the Smith chart for which the reflection coefficients of either
input or output networks must be excluded to prevent from leading the transistor into
the unstable state and probably further into oscillation. The stability circles have been
plotted in both input and output reference planes of the device and are shown in figure
5.21:

Figure 5.21. Input and output stabibty circles for AIF 36163 pHEMl' transistor.

The stability circles have been plotted between 0.5 and 15 GHz with a 0.5 GHz
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steps. .4s was already mentioned in chapter 3, the input stability circle (blue) is the
contour in the source reference plane that represents source termination values for which
the output reflection coefficient has a unity magnitude. The unstable region is indicated
by the circle drawn with a dashed line. Similarly, the output stability circle is derived
from the load plane (red) and determines the load impedance values that will make the
input reflection coefficient have a unity magnitude. One can notice that there is a large
selection of the input reflection coefficients that will not lead the transistor into the
unstable state - the stability circles contours travel counter clockwise with frequency on
the Smith chart's circumference. At the load reference plane of the transistor, the output
stability circles travel also counter clockwise with frequency, but this time, particularly
for lower frequencies, the stable region is significantly constrained mostly to lower
capacitive part of the chart. This means that the output matching network options are
significantly limited, which makes the whole amplifier design even more difficult to
implement.
From figure 5.21 it is clearly seen that, although the input matching network
should easily meet stability requirements, the output matching network should be
carefully designed and examined. However, since a considerable part of the Smith chart
for the load reference plane lays in the unstable region, there is a concern that the proper
noise and gain properties of the amplifier may not be feasible for an unconditionally
stable device. The following subsections, however, prove something exactly opposite.

5.2.4. Noise properties of the transistor.

The noise properties of the transistor are obviously an important aspect of the
low noise amplifier design. Since the pHEMT transistor provides the best gain-to-noise
ratio, it is ver>' crucial to examine the ATF 36163 and find the trade-off between its gain
and noise within the stable operation areas on the Smith chart.
The low noise amplifier can be built based on the constant noise figure circles
that are defined in input (source) reference plane of a transistor. Those circles determine
the reflection coefficient of the input matching network that should be 'seen' at the input
of the transistor to provide the desired noise properties with the assumption that the
output of the transistor is conjugately matched to the load. This operation is typically
very straightforward in the case of narrowband design, where the noise properties of the
transistor have to be met for virtually single frequency point. This, however, becomes
considerably more complicated when a specified very broadband noise behaviour is
required.
The broadband design is inherently difficult and a hand calculation of the noise
figure circles for each single frequency point would be somewhat tedious. Therefore, an
aid of circuit simulator as like of MWO is needed. The plot of the constant noise figure
circles of the ATF 36163 transistor is given in figure 5.22:
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Figure 5.22. The noise figure circles from 3 to 11 GHz.

Since the noise performance of any given transistor is subject to the frequency of
operation, the noise figure circles must be plotted throughout the entire frequency band.
In the figure 5.22 those circles are plotted form 3 to 11 GHz with a 1 GHz step between
two adjacent frequencies. Similarly, as in case of stability contours, the noise circles
travel counter clockwise with frequency. The circles plotted on the chart specify the
infinite number of reflection coefficients that are required to obtain a noise figure worse
than 1 dB in relation to the minimum obtainable noise figure for each frequency step
from 3-11 GHz. For each frequency, the circle is characterised by its centre point
(point of the lowest noise figure for the given frequency) and radius that corresponds to
the noise figure 1 dB worse than the noise figure of the centre point. The area inside
each circle represents the noise figure greater then minimum but smaller than that one
greater 1 dB than minimum. As it can be seen, the brown circle corresponds to an
infinite number of reflection coefficients, for which the noise figure of the transistor is
1.54 dB for 3 GHz. For 4 GHz the red circle represents the reflection coefficients for
which the NF of the transistor is 1.58 dB and so on. Finally at 11 GHz the yellow curve
corresponds to NF = 1.98 dB.
Since the circles travel counter clockwise, perfect noise figure matching at the
input of the transistor is not feasible in the entire 3.1 - 10.6 GHz range, because there is
no existing circuit structure to provide such a movement on the Smith chart - it is
simply physically impossible. The only time the reflection coefficient moves quasi counter clockwise is at the resonance point, for which it makes a loop and can be
assumed to be travelling counter clockwise. Therefore, at this stage, it is believed that
the input matching network must provide a resonance that will allow, at least partially,
tracking of the required points on the constant noise figure circles.
What is also important here is that the available reflection coefficients remain in
the stable area and can still provide a noise figure better than 2 dB. This allows the
assumption that, despite the impossibility of perfect matching for each frequency, the
available input matching options will still provide a noise figure that meets the
specifications. The noise behaviour and the area of the Smith chart for which the
reflection coefficients provide such a behaviour must be, however, confronted with the
gain properties of the transistor.
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5.2.5. Gain of the transistor.

The gain of the transistor has to be taken into consideration in a similar way.
Since the constant gain circles can be evaluated for a single frequency point in the input
reference plane, the required reflection coefficient that must be 'seen' by the input port of
the transistor can be easily found. The problem becomes more complex in the case of
broadband applications.
Since a low noise amplifier for UWB receiver requires flat gain over the entire
bandwidth, the input matching network must be designed so that the intrinsic high gain
for low frequencies is suppressed, whereas at the high frequencies the most gain must be
derived from the transistor. From Table 5.1 it is clearly seen that the ATF 36163
transistor provides 9.44 dB of gain for optimum matching (for the lowest noise figure)
for 11 GHz. Therefore, it is worth sacrificing some noise figure to improve high
frequency gain. To completely understand and examine the gain behaviour of the given
device the constant gain circles at the source reference plane have been plotted and
shown in figure 5.23;

Figure 5.23. The constant 10.5 dB gain circles of the A'l'F 36163 transistor for
3-11 GHz.

The circles, that can be seen in the figure above, have been plotted for a constant
gain of 10.5 dB across the whole band of interest. Each circle represents an infinite
number of reflection coefficients, which, when seen at the input of the transistor for any
given frequency, ensure the flat gain of 10.5 dB with the assumption that the output of
the device is conjugately matched. In this case, again, the constant gain circles move
counter clockwise as the frequency increases. The gain of the transistor, for single
frequency step, decreases with the distance from the centre of the circle.
As can be seen, most of the circles cross the stability boundaries determined by
the blue curves in the figure 5.21. Those reflection coefficient points that lay on the
particular gain circle but in the unstable areas lead the device into a potentially unstable
state, for which the magnitude of the output reflection coefficient of the transistor
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exceeds 1. This is obviously undesirable and the input matching network must be
designed to track those circles with frequency in the stable area at the Smith chart.
Again, in this case, the counter clockwise movement is not feasible, unless to a very
small extent when a resonant circuit is employed.
The placement of those circles somewhat overlaps with the location of the
constant noise circles, which indicates the opportunity to design the input matching
network to compromise the noise and gain performance of the amplifier.
The subsequent subsection proves that broadband matching/mismatching for low
noise and flat gain performance is possible in an unconditionally stable amplifier.

5.2.6. Matching networks design.

This section is devoted to the matching circuit design, which is probably the
most crucial and troublesome process. The performance of both the input and output
matching networks determines the overall behaviour of the amplifier - its bandwidth,
gain, noise figure and stability. Therefore great care must be taken to ensure that the
matching circuits provide appropriate reflection coefficients for the input and output of
the transistor.
Since the requirements of the amplifier presented in this work, due to an
extremely broad bandwidth, are particularly severe, the design of both matching circuits
is challenging and of utmost importance.
The whole matching network design process, from concept, through simulation
to results, is described in the following subsections, which are organized to explain the
theoretical limits for input and output matching as well as their practical
implementation.

5.2.6.1. Theoretical limitations for input and output matching networks.
As was mentioned in section 3.2.6., the Fano - Bode criterion is a mathematical
tool that, for certain canonical types of load impedances, gives a theoretical limit on the
optimum reflection coefficient magnitude that can be provided by an ideal matching
network over the required bandwidth [1]. This criterion, despite its obvious constraints,
is frequently used in practice and allows quantitative evaluation of the matching
problem one faces. Therefore it has been also used in this work to set a benchmark for
the input and output matching networks performances.
Since the Fano - Bode law has been evaluated only for certain types of load
impedances (section 3.2.6), it is not possible to test more complex impedances with the
same accuracy. In practice, obviously, the input or output of the any active or even
passive device is hardly equivalent to series or parallel combinations of RC and RL
circuits. Therefore, if those complex input and output impedances are to be subjected to
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the criterion, their equivalent circuits, for which the Fano - Bode limits have been
already derived (figure 3.15, formulas 3.52 - 3.55), must be found. This was done in
this work with the aid of MWO and its simplex optimizer.
The transistor in the circuit configuration shown in figure 5.18 was examined to
find the values of the input and output equivalent circuit in four possible configurations
for which the Fano - Bode criterion is available. The simplex optimizer was employed
in all cases to find the best solution, which corresponds to the input and output
equivalent circuit. Four of the available structures were tested as input and output
equivalent circuits, to find out that only one, for either input or output, represents the
actual behaviour of either port with the smallest error. The error was set to -40 dB
difference between the reflection coefficients of the transistor and its input and output
equivalent circuits that are shown in figure 5.24 and 5.25, respectively;
PORT
P=1
Z=50 Ohm

RES
ID=R1
R=13.2 0hm

<

CAP
ID=C1
C=0.9814pF

Figure 5.24. fhe input
equivalent circuit of the
transistor.

RES
ID=R1
R=38 85 Ohm

PORT
P=1
Z=50 Ohm
!>

CAP
ID=C1
C=0.987 pF

Figure 5.25. 'fhe output
equivalent circuit of the
transistor.

In both cases the equivalent circuit is a series RC combination. The values of the
components are: Ru, = 13.2 and Cin = 0.9814 pF, Rout = 38.85 and Cout = 0.987 pF.
The alignment of the S - parameters and the error between them are presented in
figures 5.26 and 5.27 for the input, and 5.28 and 5.29 for the output of the transistor,
respectively:
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figure 5.26. llie SI 1 coefficient of the transistor and the
reflection coefficient of its input equivalent circuit.

6

8

10

12

14

15

Frequency (GHz)

figure 5.27. ’fhe ditference between the input reflection coefficient of the
transistor and its equivalent circuit.

As can be seen from the figures above, the alignment of the two set of S parameters (SI 1) is very poor. This is further proved by the error function that does not
reach the minimum required value -40 dB.
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Figure 5.28. The S22 coefficient of the transistor and the reflection
coefficient of its output equivalent circuit.

Error in S22

Figure 5.29. The difference between the output reflection coefficient of
the transistor and its equivalent circuit.

In case of the output equivalent circuit, as one can see, the error between the
actual output reflection coefficient and the reflection coefficient of the equivalent circuit
is better than -23 dB between 3.1 and 10.6 GHz and in average is better than -30 dB in
the whole band.
When the Fano - Bode criterion is applied to the circuits in figure 5.24 and 5.25,
the limits for the reflection coefficient magnitude for both input and output matching
networks are calculated based on formula 3.53 and are equal to
=0.326 and
r„^=0.036 . That means that the minimum reflection coefficients in dB for the input
and output matching network is equal to -9.74 dB and -28.8 dB over the entire
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bandwidth and from a theoretical point of view these are the benchmarks for both
matching networks.
At this stage it is worth mentioning that those reflection coefficient values are
not obtainable in the practical design since the equivalent circuits, for both input and
output of the transistor, bear significant errors. Therefore in practice it would be
reasonable to obtain 'A of the magnitude of the reflection coefficient limit provided by
the Fano - Bode criterion.

5.2.6.2. The input matching network.
Since a low noise amplifier for a UWB receiver requires an extremely broad
bandwidth, the matching networks that ensure its proper parameters and unconditional
stability are very complex and none of the structures mentioned in section 3.2.5 is
understood to fulfil all those strict specifications. The L-networks and the single and
double stub matching networks are rather narrowband structures in comparison with the
requirements for UWB. Their unsuitability for this purpose is also determined by a very
restricted stability area on the Smith chart for the given transistor. Therefore, another
solution of the matching networks must be found.
Due to the location of the constant noise and gain circles on the Smith chart for
the ATF - 36163 transistor, the ideal matching network would provide optimum noise
and gain tracking with frequency. Flowever, as was mentioned in the preceding sections,
the constant gain and noise circles move counter clockwise as the frequency increases,
whereas the reflection coefficient provided by any physically available structure moves
clockwise and does not enable optimum matching. The only time the reflection
coefficient of an arbitrary network loops and travels quasi-counter clockwise is in the
vicinity of resonance. Therefore, it is believed that only a resonance structure can
provide the required reflection coefficient and operate efficiently at the input and output
of the transistor.
Since the input of the transistor is excited with a time domain pulse, whose
energy is spread from 3.1 to 10.6 GHz, the input and output networks can be arranged to
act as a bandpass filters. In practice, to prevent DC signal leakage towards the antenna
or any other adjacent circuit and to protect the amplifier from an undesirable short
circuit, it is worth using a DC blocking capacitor at its input. This capacitor must be
characterised by appropriate transfer function that will block DC and have a minimum
insertion loss in the required frequency band for the RF signal or, in another words, have
its series resonance at the centre frequency and a parallel one way beyond the passband.
The capacitor can be, therefore, considered as a high pass filter. This is further detailed
in section 5.2.6.4.
The structure of a matching network can be considered as a low pass filter with
the passband limited at the edge of the UWB band. Its combination with the series
capacitor will provide the bandpass filter characteristic. However, what is more
important is that the reflection coefficient that is 'seen' at either the input or output of the
transistor and how it changes with frequency. That reflection coefficient is responsible
for the flat gain, noise figure and input and output VSWR of the amplifier.
Since microstrip structures are relatively easy to design and manufacture, and
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offer excellent repeatability and the influence of the process tolerances is easy to predict,
in this work the input and output matching networks have been implemented in
microstrip.
The design of the matching networks with such a broadband characteristic needs
to be supported by a microwave software simulator. Since the specificity of the problem
is dictated by the S and noise parameters of the given transistor that typically is intended
for rather narrowband applications, the methodology of design, although universal for
all the cases, might not be so efficient for different aetive deviees.
Single and double stub microstrip structures were found to provide insufficient
bandwidths and did not ensure the required unconditional stability. Therefore, the
methodology presented below relies on a significant complexity of the circuit and
optimization of its parameters by the optimization function implemented in MWO. This
approach has been widely called 'the cut and try technique' and has been quite frequently
used in the past. With an aid of the CAD tool, the process is relatively straightforward
and can be done in real time. The designer has to face a difficult problem, on the one
hand the structure has to be simple and compact, but its minimum dimensions should
not cross the resolution limits of the manufacturing process and, what is also important,
provide the trade - off between the bandwidth, gain, noise figure, input and output
VSWR and stability of the amplifier.
Due to unsuitability of the L - networks and single and double stub matching
networks a proper strueture must have been found. Moreover, the requirements of the
project demand the microstrip implementation of the network, which means that its
lumped element circuit must find its realizable microstrip counterpart. Therefore, the
circuit must be sufficiently complex and comprise of the ideal lumped elements that can
provide the desired performance. Therefore, the matching network investigation was
limited within the available microstrip discontinuities and their equivalent circuits.
It was found that the certain combination of microstrip discontinuities equivalent
circuits forms the matching network circuit that is suitable for broadband gain and noise
figure matching for the ATF - 36163 pHEMT transistor. This circuit is shown in figure
5.30;
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Figure 5.30. Lumped element model of the broadband matching circuit for ATF - 36163.

As one can see the matching network model is an LC lumped element
combination. The structure has been developed by the 'cut-and-try' method. The actual
values of the ideal lumped elements were set as a variables and the optimization process
took place. Due to a quite complex nature of the problem (many variables) the genetic
optimizer with the Gaussian mutation was used. The goal of the optimization was to
obtain a low pass filter action within the gain, noise figure and stability boundaries set
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by the S matrix of the transistor. The performanee of the strueture in terms of its S parameters plotted from 0.5-15 GHz is presented in figure 5.31:

Figuie 5.31. S - parameter magnitudes of the lumped element matching
network model.

From the figure given above it is easily seen that the structure presented in figure
5.30 acts as a low-pass filter. The S22 plot on the Smith chart is pictured in figure 5.32;

Figure 5.32. Output reflection coefficient S22 of the lumped
element matching network model.

The output reflection coefficient of the model lays in the stability region
determined by the input stability circles of the transistor (figure 5.21). Moreover,
between 3.1 and 10.6 GHz it provides an appropriate noise figure and gain matching.
The network presented in 5.30 needs to be converted into the microstrip
configuration. As one can notice, the lumped element circuit bases mainly on the
microstrip transmission line equivalent circuit (figure 3.9, section 3.2.4.2.) and two
discontinuities step in width and T - junction. The lumped element models that
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represent them are shown in figure 5.33 and 5.34, respectively:

Figure 5.33. The step microstrip discontinuity and its equivalent model.

T2
Ti

Figure 5.34. The T - junction microstrip discontinuity and its equivalent
model.

Based on the models in figure 3.9, 5.33, 5.34 the circuit from figure 5.30 can be
represented by its microstrip counterpart. The microstrip input matching network,
derived in this way, is shown in figure 5.35. As one can see it consists of the sections of
microstrip lines and stubs and junctions between them.

Figure 5.35. Microstrip structure of the input matching network model from figure 5.30.
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From the circuit given above the widths and lengths of each element are given in
table 5.2:
Width
ImmJ
Length
ImmJ

wll

wl2

wl3

wl4

wlS

wl6

wll

wl8

0.397

0.933

0.388

0.504

0.89

0.677

0.776

0.77

111

112

113

114

115

116

111

in

3.08

0.253

3.04

0.198

0.558

2.165

0.167

1.3

Table 5.2. The parameters of the microstrip elementsform the figure 5.33.

The S - parameters of the microstrip matching network are shown in figure 5.36;
S-parameters of the input distributed element mn

Figure 5.36. S - parameter magnitudes of the microstrip input matching
network..

As can be seen from the S - parameter plot given above, the performance of the
network is virtually identical with the lumped element model one. To prove that the
error between those two sets of S - parameters is negligible, the error fimction has been
plotted and is given in figure 5.37:
S-parameters error

Figure 5.37. The error between S - parameters of the lumped element
model and its microstrip counterpart.
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One can see, that the difference between the two S - parameter matrices of the
lumped element model and microstrip circuit is insignificant from 0.5 to 15 GHz. This
covers the entire frequency band of interest and ensures that the microstrip network will
provide virtually the same performance as the lumped element model circuit. Finally,
the S22 coefficient, which tends to be 'seen' by the input of the transistor, is plotted in
figure 5.38;

Figure 5.38. Output rellection coefficient S22 of the input
microstrip matching network.

In this way the input matching network structure was developed. Its output
reflection coefficient that tends to provide the proper noise figure and gain matching is
also believed to ensure the lowest possible VSWR (or input reflection coefficient of the
amplifier Fin). Unconditional stability at the input of the transistor was also achieved.
The actual performance of the network versus the constant noise figure circles of the
transistor is shown in figure 5.39:

Figure 5.39. the S22 of the input matching network vs the constant NF circles of
the ATF 36163 transistor.
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One can see that the matching network was designed to provide the reflection
coefficient that, for any given frequency point in the band, is placed in the vicinity of
corresponding noise figure circle, which delivers NF 1 dB worse than for an optimum
matching. For example for 4 GHz the reflection coefficient is located some distance
outside the corresponding red NF circle (NF = 1.58 dB), which means that once the
output of the transistor is conjugately matched, it should provide a noise figure around
2.1 dB. Similarly, for 6 GHz, the reflection coefficient S22 of the matching network lies
inside the black 1.67 dB circle, which states that the obtainable NF = 1.27 dB and so on.
Finally, for 10 GHz, the reflection coefficient is placed inside the turquoise circle
(NF = 1.9 dB), which means that the minimum achievable NF with this network in this
frequency point is equal to 1.1 dB. The values of noise figure obtained in this way are
only the minimum values that can be obtained from the amplifier with this particular
input matching network with the assumption that the output of the transistor is
conjugately matched for each frequency point taken into the consideration.
Similarly for the gain performance, the S22 coefficient of the input matching
network against the constant gain circles has been plotted and pictured in figure 5.40;
Constant

p1: Freq = 3 GHz
G = 10.5dB

circles
Swp Max
12GHz

p2: Freq = 4 GHz
G = 10.5 dB
p3: Freq = 5 GHz
G = 10.5 dB
p4: Freq = 6 GHz
G= 10.5 dB
p5: Freq = 7 GHz
G = 10.5 dB
p6: Freq = 8 GHz
G = 10.5 dB
p7; Freq = 9 GHz
G = 10.5 dB

Figure 5.40. The S22 coefficient of the input matching network vs constant gain
circles of the ATF - 36163 transistor.

The reflection coefficient that is 'seen' be the input of the transistor is localized
inside the corresponding gain circle. Therefore, assuming an optimum matching at the
output of the transistor, a constant gain of 10 dB can be obtained within the entire 3.110.6 GHz band.

5.2.6.3. The output matching network.
The output matching network has to ensure that the output of the transistor is
conjugately matched to provide the best power transfer to the load. Since the output
reflection coefficient of the transistor, to which the network is supposed to conjugately
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match the load, moves counter clockwise and the unconditionally stable area at the
Smith chart is extremely limited, the design of output matching network is very
challenging.
At this point it is worth having a close look at the output stability issue of the
given transistor. The output stability circles of the ATF - 36163 (taking into
consideration its layout and grounding circuit) from 0.5 to 15 GHz are shown in figure
5.41:
pi: Fr*q ■ O.S GHz
Stabity Index «-1
p3: Fr«q ■ 1.5 GHz
Stabiity Index -1
p5. Freq ■ 2.5 GHz
Stabity lnd« ■ *1

p2: Freq ■ 1 GHz
Stabity Index « 1
p4: Freq - 2 GHz
3abilty Index - -1
p6: Freq » 3 GHz
Stabiity Index - -1

p7; Freq« 3.5 GHz
Stability lnd«R *.1
p9: Freq ■ 4.5 GHz
Stability Index >-1

p8: Freq « 4 GHz
StaMty Index - -1
plO: Freq ■ 5GHz
Stabiity Index ■ *1
p11: Freq* 5.5 GHz
p12: Freq - 6 GHz
Stability Index ■ -1
Stabiity Index --1
p13: Freq-6.5 GHz
p14: Freq - 7 GHz
Slafaiity Index *-1
Stabiity Index - -1
pi 5: Freq ■ 7.5 GHz
p16: Freq - 8 GHz
aability Index ■ *1
Stabiity Index - -1
p17: Freq ■ 8.5 GHz
p18: Freq - 9 GHz
Stability Index--I
Stabiity Index - -1
pi 9; Freq-9.5 GHz
p20: Freq ■ 10 GHz
Stabiity Index ■ -1
Stabiity Index ->1
p21: Freq-10.5 GHz p22: Freq * 11 GHz
aebiity Index - *1
Stabiity Index «-1
p23: Freq - 11.6 GHz p24: Freq - 12 GHz
Stabiity Index - -1
Stabiity Index ■ -1
p25: Freq-12.5 GHz p26: Freq - 13 GHz
Sability Index ■ -1
Stabiity Index - 1
p27: Freq-13.5GHz p28: Freq - 14 GHz
Stabiity index - 1
Stabiity Index ■ 1
p29: Freq - 14.5 GHz p30: Freq - 15 GHz
Stabiity Index - i
Stabiity Index ■ 1

Figure 5.41. Output stability circles of the ATF- 36163 transistor from 0.5 to 15 GHz.

One can see that the stability problem with the ATF - 36163 transistor is
particularly severe at the lower frequency range, for which less than 60 % of the Smith
chart is left in the unconditionally stable area - particularly for the frequencies
0.5-4 GHz. Once the frequency increases, the output stability circles tend to cut off
only a fraction of the unstable regions of the Smith chart and, practically above 10 GHz,
the entire reflection coefficients range within the chart is available.
The matching problem becomes even more acute when we consider the output
reflection coefficient of the transistor, which is plotted in figure 5.42:
As it can be seen the output of the transistor has a capacitive character and thus
is localised only in the bottom half of the Smith chart. The ideal matching circuit should
provide a reflection coefficient that is an exact mirror copy of the S22 of the transistor.
That kind of behaviour is not physically feasible and moreover would not meet the
stability criterion, since it would travel beyond the circumference of the circles.
Therefore, a feasible and stable solution must be found.
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Figure 5.42. llie output reflection coefficient of the
transistor.

It has been found that the complexity of the lumped element model network
presented in figure 5.30 provides enough flexibility to work for output matching circuit.
Therefore, the output matehing network has been design in a exactly the same way to
the input one, starting from the lumped element model, through its microstrip
configuration and optimization, yielding the circuit shown in figure 5.43. The
dimensions of each section of microstrip line are given in table 5.3;

Z«60 0h>

r.--.

Figure 5.43. Microstrip circuit of the output matching network.

Width
ImmJ

Wll

W12

W13

W14

WIS

W16

W17

W18

0.54

0.64

0.434

0.776

0.333

0.438

0.879

0.422

Length
fmmi

Lll

Lll

L13

L14

LIS

L16

L17

L18

3.745

0.43

3.565

0.45

1.935

2.258

0.23

2.925

Table 5.3. The parameters of the microstrip elements form the figure 5.43.

Its actual frequency characteristics are presented at the chart in figure 5.44:
As one can see, similarly to the input matching network, the output matching
network acts as a low pass filter. The reflection coefficient that is intended to be 'seen'
be the output of the transistor is plotted from 0.5-15 GHz at the Smith chart in figme
5.45:
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Figure 5.44. S - parameter magnitudes of the microstrip output
matching networic.

One can see that up to 9 GHz the S22 of the matching network loops around the
centre of the smith chart. This kind of behaviour ensures unconditional output stability
of the transistor, but on the other hand provides rather poor matching to the load. Based
on figure 5.41 it is easily seen that the ATF - 36163 transistor is designed to provide
the required parameters (gain, NF, VSWRs) rather at higher frequencies, where thensimultaneous obtaining is more easy. The potentially severe stability problems at the
lower range (below 4GHz) can be overcome by proper design of the matching networks
which, however, cannot provide low input and output VSWR simultaneously. The
actual plot of the S22 provided by the output matching network against the output
stability circles of the transistor is shown in figure 5.46:

Figure 5.45. The S22 of the output microstrip matching
network.
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Figure 5.46. The output stability circles and S22 coefficient of the output
matching network.

From the chart given above one can notice that for each frequency point the S22
of the matching network lays in the area of the Smith chart that is understood as a
unconditionally stable. That means that the amplifier can be considered as
unconditionally stable from 0.5 to 15 GHz.

5.2.6.4. The coupling capacitor.

The coupling capacitor's purpose is to couple two adjacent RF devices and
prevent DC power leakage from one to another. In the broadband balanced LNA
structure, the coupling capacitors must be used at the input and output of single stage
broadband amplifier in each branch of the structure. The reason for that is not only to
provide the RF signal coupling but also to secure each amplifier from a possible shortcircuit caused by the failure of the device connected to it.
It is extremely important to choose an appropriate coupling capacitor. There are
a variety of different components available in various packages. One that is particularly
suitable must be chosen to provide maximum transfer of the energy from the outputs of
the Wilkinson power divider to the input of the single stage amplifier in both arms of
the balanced configuration. There are several frequency dependent parameters that must
be taken into account such as: series and parallel resonance, ESR (equivalent series
resistance), Q - factor and insertion loss.
The behaviour of a typical RF capacitor can be explained based on figure 5.2 in
section 5.1. The ESR of any given capacitor is one of the most essential factors to
consider in the selection of an RF capacitor. This series resistance is mostly attributed to
the contribution of the dielectric and metal losses (terminations and electrode materials).
In the lower frequency range, the dielectric losses have a major contribution to the ESR
of the capacitor, whereas in case of high frequencies the skin effect significantly
increases the metal losses, which are then mainly responsible for loss. Therefore, a
coupling capacitor for U WB must provide as low an ESR as possible in the UWB band.
The quality factor that characterises the capacitor's ability to store energy is ruled
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by the following formula:

X.
Q= ESR

(5.2)

Therefore, the lower the ESR, the greater the Q of the transistor.
The series resonance frequency of the capacitor is governed by the formula 5.3:
(5.3)
F SR =
^

2sqrtI^-Q

and at this frequency the impedance is equal to the ESR - the capacitor provides
the lowest impedance path. The parallel resonance Fpr occurs approximately at 2Fsr for
which the actual impedance of the capacitor reaches the maximum value and the
capacitor serves as an attenuator.
Although the behaviour of the actual capacitor may be approximated by its
simplified equivalent circuit, the S - parameters of the component give more accurate
insight into the real behaviour of the element including the influence of parasitics.
The S-parameter data show the series and parallel resonances as well as
insertion loss and reflection coefficients, based on which the capacitor can be chosen
properly.
In this project, the ATC 600L series 2 pF capacitor was chosen. The choice was
dictated by the ultra - low ESR of the capacitor in the band and by the fact that the
frequency of the undesirable parallel resonance Fp^ is beyond the upper edge of the UWB
band (Appendix C). All the important parameters of the chosen capacitor are provided
in table 5.4:
Capacitor
values fpFJ

Case size

2

0402

Temp, coefficient of cap
- TCCfppmA^CJ
0±30,

Tolerance

Fsr

Frr

IPF]

IGHzl

IGHzJ

± 0.1

~7.7

- 16

-55°C- 125°C

Table 5.4. Parameters of the ATC 600L 2 pF capacitor.

The actual insertion loss against frequency plot is shown in figure 5.47:
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Figure 5.47. The insertion loss magnitude of the ATC 600L 2 pF capacitor.

The insertion loss magnitude is better than -0.23dB throughout the required
bandwidth and, what is even more important, there are not any parallel resonances
within the band that can be seen as distinct attenuation notches at the frequency they
occur. First parallel resonance is visible at around 16 GHz and introduces almost IdB of
loss.

5.2.7. The single-stage broadband low noise amplifier design.

Having designed all the elements that are required to form the single-stage LNA,
its actual design can be performed. At this stage all the elements must be put together
and their mutual physical placement must be taken into consideration. All the elements
must be situated so that no mutual coupling between any adjacent components takes
place. Another important aspect to consider is the measurement interface that will be
used to characterize the amplifier. In this project the most common SMA interface has
been used, which means that each port of any device presented in this work has been
terminated by a SMA flange connector. This sort of interface allows an easy S parameter and noise measurement using commercially available measurement devices
and coaxial microwave cable assemblies.
The actual circuit schematic of the whole amplifier is quite complex and
contains several sub-circuits, therefore only its layout is presented. All the important
parameters of each element composing the LNA are provided in the subsection devoted
to the particular element that have been presented in this chapter. The actual layout of
the single-stage broadband low noise amplifier is shown in figure 5.48:
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Gate biasing network

Coupling capacitor
fi)

Output matching network

Input matching network
Coupling capacitor

Drain biasing network

Figure 5.48. The layout of the single - stage broadband low noise amplifier.

The performance of the amplifier can be seen on the chart in figure 5.49:

Figure 5.49. The S - parameters magnitudes (|S2i|, |Su|, IS22I) ^nd NF of the single-stage
broadband low noise amplifier.

One can notice that the placement of all the elements comprising the broadband
LNA is such that the mutual coupling between adjacent elements is prevented.
The actual performance of the device presented in figure 5.49 shows that the
amplifier provides a noise figure lower than 2.5 dB throughout the whole UWB band as
it was expected based on the input constant NF circles. At the same time its input
reflection coefficient magnitude is better than -5 dB in the upper part of the band.
However, for lower frequencies, its value is not acceptable and reaches even only -1.6
dB for 4.2 GHz. The |S22| of the amplifier is reasonable and can be considered as a
better than -10 dB in the entire band (the highest value -8.4 dB recorded for 5.68 GHz).
The gain of the amplifier in the upper section of the band is flat and better than 10 dB
and reaches its minimum at the edge of the band - 7 dB at 10.6 GHz. At the lower
frequencies the gain slope of the transistor has not been compensated and the maximum
gain peak 14.4 dB is observable at 3.1 GHz. Since the amplifier is supposed to provide
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constant and flat gain throughout the entire band and also produce low input and output
VSWRs, the actual performance in this area is believed to be improvable.
The real biasing network, due to its finite input impedance, loads, in some
extent, the gate and drain of the transistor. Therefore, after the input and output
matching networks are designed, an adjustment in the quarter - wave transformer length
as well as the outer radius of the double radial stub is required. This allows to reduce the
low - frequency high gain of the transistor in such a way that a fraction of the energy of
the incoming signal at lower frequencies is allowed to pass high impedance quarter wave section and double radial stub to be subsequently shunted to the ground by the 1
nF capacitor, so it does not reach the DC supply and does not cause DC voltage
fluctuations. To achieve this, the double radial stub outer radius has been reduced to
2.64 mm, whereas the length of the high impedance quarter wave line has been extended
to 4.3 mm. This small modification not only ensures more symmetric characteristics of
the amplifier but also allows rearranging of the actual placement of its sub-circuits. The
modified single-stage LNA layout is presented in figure 5.50:
63.9

(laie bia.sing netwiirk

j

iNPin-

40.0

i==

Dram biasing network

Input matching nctwoik
Output matching nctv

Figure 5.50. The final layout of the single - stage broadband LNA.

In the figure above one can see that the small modification of the gate and drain
biasing networks allows placing of both circuits at the same side of the amplifier, which
is particularly useful for implementation in the balanced amplifier structure. The actual
size of the board on which the LNA can be implemented is 40 x 64 mm. The gate
(mainly) and drain biasing networks' tuning helps to compensate the gain roll-off of the
transistor such that the excess of the low frequency RF signal power passes through the
quarter wave transformer and double radial stub and is shunted to the ground.
The improvement in S and noise parameters can be seen in figure 5.51:
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Figure 5.51. The ultimate S and noise performance of the single - stage broadband
LNA.

As one can see the gain peak at 3.2 GHz has been suppressed. The actual gain of
the amplifier is practically flat and better than 10 dB from 3.28 to 10.45 GHz, and
reaches its highest value 12 dB at 5.48 GHz. At the lower and upper boundaries of the
UWB band, the amplifier provides 7.2 and 8.5 dB of gain, respectively. Moreover, the
input reflection coefficient magnitude has been significantly improved and now reaches
its maximum -2.175 at 4.486 GHz, however it can be considered as better than -5 dB in
the rest of the band. The IS22I does not differ from the one before the tuning took place.
The noise figure of the amplifier is better than 3 dB from 3.556 to 10.6 GHz with the
minimum 1.37 dB at 6.2 GHz. For the frequencies below 3.5 GHz the NF deteriorates
and reaches 5 dB at the lower boundary of the band.
In this way, at the expense of noise figure below 3.5 GHz, all the other
parameters of the amplifier have been significantly improved, which clearly justifies the
trade-off.
The structure presented in figure 5.48 is understood to provide adequate
performance to be implemented in the balanced LNA configuration. It provides flat 10
dB gain and maintains the noise at the reasonable level. The balanced structure, as was
stated previously, is believed to improve the effective input and output reflection
coefficients which is proven in the next chapter.
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6. Balanced Low Noise Amplifier Design.
This chapter is intended to concentrate on the balanced low noise amplifier
design. In this section the actual design process and the frequency properties of the
device are presented. Since the time domain behaviour is equally important, a pulse
regime study on the balanced LNA is also introduced. This subsection proves that the
LNA not only meets frequency domain requirements but also ensures proper time
domain properties that are also essential. Finally, the chapter ends with the yield
analysis that examines the device sensitivity to the statistical properties of the elements
implemented in the circuit. This section provides an insight into possible parameter
deviations and the factors that cause them.

6.1. Design and frequency performance of the balanced LNA.

The main idea behind the balanced amplifier concept is to obtain perfect
amplitude and phase balance in both branches of the structure. This can be obtained by
an equal division of the incoming signal in the input power divider and uniform
amplification and phase shift in both single - stage amplifiers. Since the Wilkinson
divider presented in chapter 4 provides an even division of the signal and very good
isolation between two output ports it is believed to meet the specifications for balanced
LNA as an input/output power splitter/combiner. To maintain the amplitude and phase
balance the two branches of the structure must provide uniform wave propagation
properties, which is very difficult to achieve due to several reasons. First of all, in the
heart of each single - stage amplifier, identical pHEMT transistors must be
implemented, which in practice is virtually not feasible because the parameters provided
by two identical type transistors from the same batch might vary. Similarly, every other
component of the amplifier is not identical with its counterpart in the other branch,
therefore a perfect balance behaviour is not achievable.
The balanced LNA is presented in the schematic shown in figure 6.1:

«T**AMPUFIEir

SUeCKT

Figure 6.1. Broadband balanced LNA schematic.

In figure 6.1 the input and output Wilkinson dividers are represented by the S parameters files derived by the CST simulations based on the model presented in figure
4.19 in chapter 4. The actual single - stage amplifiers in both arms of the structure are
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hidden behind the sub-circuits labelled 'AMPLIFIER' and are represented by the circuit
depicted in figure 5.48. All the remaining elements on the schematic are 50 Q
transmission lines to provide proper microstrip connections regarding the placement of
the splitters and amplifiers. There are two sections of microstrip lines, labelled TLl and
TL2, that are worth mentioning. The former precedes the upper branch amplifier and
introduces an extra 90° phase shift, the later is placed just after the lower branch
amplifier providing a similar shift. They are to improve the input and output reflection
coefficients due to a 180° phase shift between two reflected waves travelling towards
the input and output of the structure, respectively. The 180° phase shift provides wave
cancellation which significantly improves the effective input and output VSWRs. The
balanced behaviour of the circuit is not ruined - the signal in both cases is subject to the
same phase shift along the upper and lower branch. The layout of the amplifier is
depicted in figure 6.2;
110.6

-

Amplifier A

(§)

Input splitter
61.0

Output combiner

Amplifier B

Figure 6.2. The final layout of the broadband balanced LNA.

The structure pictured in figure 6.2 can be implemented on a 110.6 x 61 mm
board. The actual frequency performance of the circuit from 2 to 12 GHZ is shown in
figure 6.3:
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Figure 6.3. The S - parameters and noise figure of the broadband balanced LNA.

As one can see, the gain and noise performance of the balanced amplifier, as was
expected, do not differ from the same parameters of the single - stage amplifier. The
gain is flat and equal to 10 dB across the 3.35 - 10.1 GHz, with 6.2 and 7.1 dB at the
lower and upper edge of the band, respectively. At the same time, the noise figure is
better than 3 dB from 3.7 GHz to the 10.6 GHz. It reaches 5.5 dB at the lower boundary
of the band, which is due to gain and input reflection coefficient compensation
described in detail in section 5.2.7 of the preceding chapter. The input and output
reflection coefficients are considerably improved. Sll magnitude can be practically
considered as better than -10 dB throughout the most of the band, reaching even -42 dB
at the centre of the band, whereas |S22| is virtually better than -15 dB and 'oscillates'
around -20 dB. This is a remarkable improvement in comparison with the single - stage
amplifier.
The constant group delay that determines the velocity of the signal propagation
through the amplifier for any given frequency point in the band is plotted in figure 6.4:
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Figure 6.4. The group delay introduced by the balanced LNA.

As one can see the group delay varies from 1.07 ns in the centre of the band up
to 1,33 ns. However, throughout most of the range it can be considered constant with a
value around 1.15 ns. This means that for each frequency point the corresponding
energy of the incoming signal will be transferred to the output with a different phase
velocity, which in practice yields the distortion of the signal. It is understood, however,
that group delay variations of the order of a few hundreds of picoseconds will not
deform the signal to such an extent that its detection and retrieval of the transmitted data
becomes problematic. The effective influence of the amplifier on the signal distortion
can be further investigated with an aid of the VSS simulator implemented in MWO.

6.2. Time domain performance of the balanced LNA.

Since a low noise amplifier for a UWB receiver is intended to work in pulse
regime with pulse duration in a range of a few hundreds of picoseconds, it is worth
examining it in the time domain. To achieve that, the aid of Visual System Simulator is
essential. Due to the limited scope of this work, all the details regarding VSS are
omitted here, however they are widely available in MWO help file.
Since the fifth derivative of the Gaussian Pulse is thought to fit the FCC mask
best [57] it is desirable to test the amplifier excited with such a pulse. Therefore, the
system circuit shown in figure 6,5 was built to generate the 5* derivative of the
Gaussian pulse and compare the signal amplified by both - the ideal broadband amplifier
and broadband LNA designed in section 6.1;
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Figure 6.5. Time domain 5tli Gaussian derivative excitation schematic.

The 5^ derivative of the Gaussian pulse is generated by a quite simple system.
The digital random source (RND_D) driven by the 0.1 GHz internal clock generates
binary pulses 'O' and 'T , which are further mapped into '-T and '!' by the digital-to-real
converter (D2R). This triggers the pulse generator (PLSGEN) that generates short, one
sample, output pulses, that are shaped in the pulse shaping filter (PLSSHP) to obtain the
Gaussian pulse. Then the five derivative blocks create the 5“* derivative of the Gaussian
pulse which is further delivered to the attenuation block (ATTEN). This block
implements an ideal attenuator with loss set to 1046.6 dB to obtain the maximum power
spectral density (PSD) below -100 dBm/MHz. This level of PSD at the input of the
UWB receiver block is understood as typical in indoor short range data transmission
with a UWB system. Subsequently, the signal is shifted 1.09 ns (an average delay time
introduced by the balanced LNA) and amplified by the ideal broadband amplifier with
the gain of 9.6 dB. The same signal is also delivered to the input of the balanced
amplifier. The actual waveform representation of the signal digital — to - real conversion
signal is shown in figure 6.6:

Figure 6.6. Digital-to-real conversion output signal.

The signal generated by the pulse generator is plotted in figure 6.7:
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Figure 6.7. Signal generated by the pulse generator
PLSGEN.

The 5“* derivative of Gaussian pulses are shown in figure 6.8:
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Figure 6.8. The 5th derivative Gaussian pulses
transmitted with period 10 ns.

The time domain representation of the signal supplied to both ideal and balanced
amplifiers and its power spectral density are presented in figure 6.9 and 6.10,
respectively:

Input pulse

-2
90

90.1

90.2 90.3 90.4 90.5 90.6 90.7 90.8 90.9

91

Time (ns)

Figure 6.9. Single pulse supplied to the input of the ideal and
balanced amplifier.
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Figure 6.10. Power spectral density (PSD) of the input 5th Gaussian
derivative pulse.

One can notice that the pulse duration is around 0.5 ns. Its PSD (the effective
energy carried by the signal within the band of interest) is lower than -100 dB/MHz
throughout the entire UWB band. It is also worth noticing that the PSD of the 5‘‘’
derivative of the Gaussian pulse is not symmetrical around the centre frequency. The
signal level is lower at the low frequency range where possible interactions with mobile
and WiFi systems are particularly unwanted.
The output signals from both amplifiers are shown in the figure 6.1

Figure 6.11. Two amplified pulses: by ideal amplifier (red), by the balanced amplifier
(blue).
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The comparison of the PSDs of both pulses is presented in figure 6.12:

Figure 6.12. Power spectral density (PSD) of both output pulses.

As it can be seen in figure 6.11 the distortion of the output signal from the
balanced amplifier is insignificant in comparison to the pulse from the ideal amplifier.
This is further proved by the power spectral density characteristics. The ideal device
amplifies uniformly the input signal and does not introduce any distortions, whereas the
balanced amplifier PSD is not uniform and ripples occur. In general, however, the
distortion introduced by the latter device should not affect the sensitivity of the receiver
and the likelihood of retrieving the transmitted data in case of either a threshold or
integration detector implemented in the receiver.
The investigation presented above clearly proves that the balanced low noise
amplifier designed in this work meets all the essential requirements to work in a UWB
receiver.

6.3. Yield analysis of the balanced low noise amplifier.

Yield analysis is a scheme implemented in MWO to study the effect of statistical
variations of the circuit parameters on a performance of the device. In this way, the
actual performance of the amplifier affected by the tolerances of the values of any
parameter of the circuit can be studied. Any independent variable parameter, such as
passive component value, microstrip line width and length or even substrate properties,
can have statistical properties assigned to them. The yield analysis performs a Monte
Carlo examination of the circuit in which, for each iteration, the parameters are set to
random values based on either normal or uniform distribution.
The uniform distribution, applied in the yield simulation in this project, is a
regular distribution that has constant probability. The actual probability density function
(PDS) is depicted in figure 6.13:
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Figure 6.13. Probability density function of
the uniform distribution.

The PDS depicted above in intervals [a, b] is defined as follows:
P{x)=

1
for a^x<b; 0 for x<a\/x>b
b—a

(6.1)

The uniform distribution describes the statistical process for which the likelihood
of an arbitrary event is equal within the specific boundaries. This, in practice, means that
every parameter can have any value from the given tolerance range with the same
probability. For instance, the likelihood that the capacitor 1 nF with tolerance 10 % will
have the actual value within the range of 0.9 nF - 1.1 nF is equal.
To perform the yield analysis in MWO the parameters of the circuit that are to
have statistical properties need to be set. In this project there are various circuit
parameters that were chosen to be statistically dependent. Their list and maximum
allowable deviations determined by the manufacturer of the specific component or by
the tolerances associated with the fabrication process are given in table 6.1:

Type

Parameter

Resistor

R

Resistor

Variation

Nominal value
In%

Absolute

49.9 Q

±1

± 0.499 n

R

82 D

± 1

±0.82 0

Resistor

R

160 n

±0.1

±0.16 0

Resistor

R

210D

±1

±2.1 O

Resistor

R

1 kn

± 1

± lOO

Capacitor

C

2pF

±5

±0.1 pF

Capacitor

C

1 nF

± 10

-

Microstrip line

W

- Varies -

-

± 25 pm

Substrate

Er

9.5

±5.3

±0.5

Substrate

H

635 pm

±7.9

± 50 pm

Substrate

T

35 pm

± 10

± 3.5 pm

Table 6.1. The allowable variations on the circuit parameters.

The list of the parameters is obviously not completed due to a lack of detail
provided by the various manufacturers. Therefore, the transistor was assumed as
statistically independent. The width of each single section of microstrip line is subject to
the tolerances of PCB manufacturing process, which typically allows fabrication of the
circuits with an accuracy down to ±25 pm. Even though the balanced amplifier structure
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consists of Wilkinson dividers as well as two single - stage amplifiers that comprise the
same type of components, each of the element value was set as independent. That
means, for example, that in each iteration the deviation for the 210 Q resistor in the
drain biasing network of the upper branch single - stage amplifier is set to a different
value to that of the same element in the lower branch of the balanced amplifier structure.
It is also worth mentioning that, in case of the yield simulation, the Wilkinson
divider circuit which to this point of the work was represented by the S - parameter file
derived from 3D simulations, was replaced by the actual MWO circuit. This is due to
the fact that MWO does not allow setting of the statistical properties based on the S
matrix parameters. Therefore, the actual characteristics of the amplifier differ slightly
from those presented in section 6.1. A similar situation occurs in case of the 2pF
capacitors for which the actual model provided in the MWO library were used in place
of the S - parameter files used to this stage.
The influence of the circuit parameter statistical variations on the performance of
the amplifier was studied for the four most important coefficients; Sll, S21, S22 and
NF of the device. The yield analysis for 1000 iterations provided the following results
shown in figures 6.14-6.17:

Gain variations
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Figure 6.14. The gain variations due to the parameters' deviation.
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Sll variations
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Figure 6.15. The input reflection coefficient variations due to the parameters' deviation.
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Figure 6.16. The output reflection coefficient variations due to the parameters' deviation.
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Noise figure variations
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Figure 6.17. The noise figure variations due to the parameters' deviation.

In the figures given above the ranges of the deviations of the S - parameters and
noise figure of the balanced amplifier are plotted with the grey curves. The curve
depicting the mean value typically overlaps the characteristics obtained from the linear
simulations (blue curve). As one can see the actual variations of the amplifier
parameters are significant. The minimum and maximum variations of the all parameters
are summarized in table 6.2:
Frequency

Nominal value

Min. value

Max. value

Deviation

[GHz]

fdBJ

[dB]

[dB]

[dB]

3.1

6.37

5.35

1.1

2.35

6.85

10

9.3

10.5

1.2

10.6

8.5

5.61

9.15

3.54

3.1

-10.3

-14.1

-7.7

6.4

6.85

-26.9

-50.2

-10.6

39.6

10.6

-13.3

-42.2

-7.3

34.9

3.1

-7.3

-9.5

-5.7

3.8

6.85

-21.2

-48.5

-10.8

37.7

10.6

-13.5

-46.2

-7

39.2

3.1

5.4

4.88

5.97

1.09

6.85

1.78

1.67

2.19

0.52

10.6

2.66

2.35

5.06

2.71

Coefficient

Gain
(S21)

Sll

S22

NF

Table 6.2. The S - parameters and noise figure variations.

It is worth to take noticing that the statistical properties of the various parameters
have a much stronger impact at higher frequencies. This is mainly caused by the fact
that, for higher frequencies, even small variations in the microstrip line width or length
considerably change its characteristic impedance and electrical length, and thus changes
152

6. Balanced Low Noise Amplifier Design.

the electrical properties of the component. For the low frequency range this effect is not
so severe. Therefore, from the centre frequency up to the upper edge of the band the
deviations in the amplifier performance are the consequence of this phenomenon and
reach almost 40 dB for SI 1 and S22. One can notice that the nominal noise figure of the
amplifier almost overlaps the minimum noise figure characteristic subject to the
statistical properties of the elements used in the circuit. That means that the amplifier
was correctly optimized for the lowest obtainable NF. On the other hand, the actual
tolerances of all the parameters do not seem to deteriorate the NF and gain too much,
which allows us to assume that in volume production the requirements for these
parameters will be met.
To investigate the actual number of the amplifiers that meet the specifications in
volume production, the yield simulation can be pushed further. For this purpose the
yield goals were set to determine whether the circuit meets (pass) the requirements or
has an unacceptable performance (fail). These goals were specified as follows:
•

gain (S21) > 8 dB from 3.4 to 10.3 GHz,

•

input reflection coefficient SI 1 < -6 dB from 3.4 to 10.3 GHz,

•

output reflection coefficient S22 < -12 dB from 3.4 to 10.3 GHz,

•

noise figure NF < 3 dB from 3.8 to 10.4 GHz.

and are marked with the blue bars in figures 6.14 - 6.17.
Having set the yield simulation goals the actual yield number can be calculated.
For the specification presented above the actual yield of the simulation of the balanced
low noise amplifier is equal to 70.4. This, in another words, means that in an arbitrarily
chosen batch of balanced LNAs only 70.4 % of them meets the specifications. This is a
rather poor result and should not take place in the volume production, where the number
of 'good' amplifiers would have been better than 96%. Therefore, at this stage it is worth
examining the balanced LNA circuit to find out which components or which parameters
of the structure contributes to such a high number of failures.
First, it is worth checking the impact that the variations of the substrate
parameters have on the effective performance of the amplifier. For this purpose the
parameter sensitivity histogram can be used. Each parameter with statistical variation
can take one of the value from a specific range that determines the width of the bin.
During each iteration the value of each parameter falls into these bins and adds either to
the overall number of passing trials or to the number of fails for that bin. The set of bins
forms the histogram of the statistical parameter that shows the percentage yield as a
function of the parameter value. Each bar on the chart represents a single bin and is
marked by the number of trials that fell into that bin. Its height is determined by the
percent of the values that passed the yield.
The proper histogram for permittivity is shown in figure 6.18:
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Figure 6.18. Sensitivity of the yield for the dielectric constant of
the substrate.

The histogram for substrate thickness is shown in figure 6.19:

Substrate thickness

Substrate thickness [mm]

Figure 6.19. Sensitivity of the yield for the substrate thickness.

The histogram for conductor thickness is shown in figure 6.20:
Conductor thickness

Conductor thickness [mm]

Figure 6.20. Sensitivity of the yield for the conductor thickness.
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As one can see, from the histograms above, the permittivity, conductor thickness
as well as the substrate thickness have an impact on the LNA's parameters. The
fluctuations in the number of 'good' amplifiers occur and it is expected that the substrate
parameters can reduce the yield down to 60 % (substrate thickness variations), or
increase it even up to 79% (permittivity deviations). Another step is checking the
input/output coupling capacitor histogram. This element, implemented in the single stage LNAs, plays an important role and is understood to have a significant impact on
the overall behaviour of the amplifier. Its histogram is plotted in figure 6.21:
Input/Output coupling capacitor 2pF

Capacitance (pF)

Figure 6.21. Sensitivity of the yield for the actual capacitance of
the coupling capacitor 2pF.

As one can see the highest yield 76.7 % is obtainable for the nominal value of
the capacitor. For the same component the yield coefficient is equal to 62 % for 1.96 pF.
This demonstrates that the balanced LNA circuit is highly sensitive on the input/output
coupling capacitor values' variations.
The Wilkinson power divider used in the balanced structure is considered as a
crucial element that has a significant influence on the phase and amplitude balance of
the LNA. Therefore, its careful examination is also presented in this work. At the first
stage the two decoupling resistors are taken under the investigation. The sensitivity of
the yield to the 82 Q. and 160
resistors implemented in the input power splitter are
shown in figure 6.22 and 6.23, respectively:
R82 in the input power splitter

Resistance (Ohm)

Figure 6.22. Sensitivity of the yield to the resistance of the 82 Q
resistor implemented in the input power splitter.
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R160 in the input power splitter
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Figure 6.23. Sensitivity of the yield to the resistance of the 160 D
resistor implemented in the input power splitter.

One can notice that even a very slight change in the resistance value of the 82 Q
resistor within its tolerance range significantly alters the yield. For this element the yield
percentage reaches as low as 61.9 % and, from the other hand, peaks 81.8 %. This gives
almost 20 % of yield difference, which means that the amplifier is highly sensitive to
this element. At the same time, due to a very tight tolerance of 0.1%, the 160 O resistor
allows us to assume that the yield is not sensitive to it — the yield percentage oscillates
around 70 %. A similar situation occurs for the resistors implemented in the output
power combiner.
To this point, the yield sensitivity analysis for the passive components
implemented in the balanced LNA is finished. It is worth mentioning that in practice the
designer has no precise information regarding the parameters examined above and has
no influence on the device parameters' shift they cause.
At this stage it is worth checking the sensitivity of the manufacturing process or
strictly speaking the effect of the inaccuracy it introduces. This phenomenon is directly
related to the quality of the mask used in the method and over or under-etching of the
microstrip traces which frequently occurs. As it was stated in table 6.1 the actual
tolerance of the PCB technique used in this work was ± 25 pm. This is an absolute value
which means that the smaller the detail in the microstrip line the greater the effect this
inaccuracy introduces. This means that the relative value of the tolerance is greater for
the smaller details of the microstrip lines. The overall behaviour of the balanced
amplifier is affected somewhat by the sensitivity of each section of the microstrip, but it
is believed that some of them are particularly responsible for pass or failure in the yield
analysis.
First the Wilkinson power divider/combiner was taken into consideration. The
sensitivity of the yield for the quarter wave compensating transformer (TLl in figure
4.17) is depicted in figure 6.24:
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Figure 6.24. Sensitivity of the yield to the width of the compensating
transformer in the input Wilkinson divider.

As one can see the histogram is centred around the nominal value 0.86 mm for
which the yield is equal to 80 %. The value is practically uniform and equal to 70
%within the specified tolerance range. The first section of the Chebyshev transformer in
one of the branches in the input Wilkinson splitter (component TL2 in figure 4.17) was
also examined and the results are given in figure 6.25:
1st section of Chebyshev tr. - input Wilkinson
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Figure 6.25. Sensitivity of the yield to the width of the first section of
the Chebyshev transformer in the input Wilkinson divider.

This time it is clearly visible that the maximum yield of 82 % is obtained for the
width of the section 0.295 mm, whereas the minimum yield drops below 62 % for
W = 0.27 mm. The 20 % difference in yield proves that this element strongly affects all
the important parameters of the amplifier.
The second section (TLl 1) of the Chebyshev transformer width in the upper arm
of the input Wilkinson divider only insignificantly alters the yield, and thus the
amplifier is understood to be insensitive to. This is clearly seen on the histogram in
figure 6.26:
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Figure 6.26. Sensitivity of the yield to the width of the second section
of the Chebyshev transformer in the input Wilkinson divider.

The yield is uniform and oscillates around 70 %. Similar histograms correspond
to the counterpart elements of the input and output Wilkinson divider/combiner and will
be omitted here.
The study presented above reveals that the most sensitive elements of the
Wilkinson divider are located at the first stage. These are: the decoupling resistor 82 Q
and the first stage of the Chebyshev transformer.

Since the input and output matching networks are to ensure proper gain, noise
and bandwidth parameters it is believed that their sensitivity to the fabrication tolerances
might significantly contribute to whether the amplifier meets the requirements or not.
Therefore, the width of each section of input and output matching networks as well as
the length of the open stubs they comprise of must be taken into the consideration. Both
the input and output network consists of eight elements, three of which are open stubs.
There are 11 independent variables for either input or output circuit, including 8 widths
of the microstrip sections and 3 lengths of the open stubs. That makes 44 statistically
independent variables for which the sensitivity histograms were evaluated. Due to the
limited scope of this work, only a few of the most characteristic are presented.
For the input matching network it was found that the most sensitive element was
the middle open stub (M02 in figure 5.33) for which the histogram is presented in
figure 6.27:
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Figure 6.27. Sensitivity of the yield to the middle open stub width in
the input matching network.

This histogram shows that this parameter of the input matching network
considerably changes the yield between 55 % - 80 % for the particular width values. At
the same time the component the amplifier is the least sensitive to was found to be the
first (from the source reference plane) open stub (MOl in figure 5.33) for which the
histogram is presented below:

Figure 6.28. Sensitivity of the yield to the first open stub width in
the input matching network.

The yield for the all remaining parameters of the input matching network was
found to be moderately sensitive with a typical yield difference of 10 - 14 %.
A similar examination was carried out on the output matching network
parameters. In this case, there is not a single parameter that the yield is strongly sensitive
to. All of the parameters have a rather uniform contribution to the number of passes or
failures in yield analysis of the amplifier. A typical sensitivity histogram for the
parameter (the width of the microstrip section TLl in figure 5.41) the yield analysis is
strongly sensitive to is depicted in figure 6.29:

159

6. Balanced Low Noise Amplifier Design.

Section of (TLl) in the output mn
90
80
70
•o

60

<D 50
>vo 40

30

'

r1
1
1
j
[

20
10

^

i
LL

^YSens(W11)
1 output matching network

0
0.5091

Width (mm)

Figure 6.29. Sensitivity of the yield to the section TLl width in the
output matching network.

In figure 6.29 the sensitivity of the circuit varies from 61 to 78 %. The parameter
that the amplifier is the least sensitive to was found to be the width of the TL7 section of
the output matching network. The appropriate histogram is depicted in figure 6.30:
Section of (TL7) in the output mn

Wdth (mm)

Figure 6.30. Sensitivity of the yield to the section TL7 width in the
output matching network.

One can see that in the figure shown above the yield percentage is uniformly
distributed along the tolerance range. The difference between the highest and the lowest
yield is 11 %.
The study presented in this section reveals several important facts. First of all,
the amplifier parameter variations are a very complex function of the statistical
properties of the elements implemented in the circuit. The complexity of this function
does not indicate unequivocally which parameter is responsible for the particular
behaviour of the device. There are, however, some elements of the circuit that the
amplifier behaviour is particularly dependent on and susceptible to their variations.
Among the passive components, the series coupling capacitor 2 pF and decoupling 82
resistor in the first stage of the Wilkinson divider seem to alter considerably the S and
160

6. Balanced Low Noise Amplifier Design.

noise parameters of the amplifier. Therefore, in volume production great effort should
be focused on using similar components with tighter tolerances.
In terms of the microstrip circuit tolerances, the simulation proves that the
typical PCB fabrication process is not suitable for volume high specification production.
The intrinsic tolerance of the process (±25 pm) significantly influences the actual
parameters of the device. It was found that the Wilkinson divider as well as both input
and output matching networks of the single-stage amplifier are highly sensitive to the
dimensions' variations. This yields amplifier parameters that do not meet the
requirements and produce poor yield product of 70.4 %. It is believed that with the help
of thick film (tolerance 10%) or thin film technology (tolerance 5%) the yield of the
amplifier for the same specification would be significantly improved and easily reaching
beyond 96 %.
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7. Experimental Results.
This chapter is solely dedicated to the practical part of the project. It is intended
to demonstrate and describe each stage of the manufacturing-to-measurement-toconclusion process. Therefore, it is broken down into several sections that are devoted
to the fabrication process used in the work, the actual measurement set up for the S parameter as well as noise figure measurements and comparison of the obtained results
with the simulations. Finally, as an outcome of the whole activity, a discussion on the
discrepancies and the possible reasons that are caused by is also provided.

7.1. Manufacturing process.

In this work a standard planar fabrication process was used. As was stated in the
section 2.3.1 of chapter 2, the typical PCB technique, due to its simplicity and low cost,
is considered as best “first approach technology” and, therefore, seems to be the most
suitable in the UWB prototype development. Its drawbacks, however, limit the circuit
miniaturization possibility as well as its application to the devices destined for
frequencies beyond 20 GHz. Moreover, due to rather poor-to-moderate tolerances that it
offers, the actual performance of the device is difficult to predict and compensate after
the fabrication (see section 6.3).
The process used in this work did not differ significantly from the methodology
shown in figure 2.14 chapter 2. Since, in the case of the amplifiers, a via hole
connection to ground is required, the plating through process took place just after the
circuit had been etched. The mask representing the circuit was printed on the photo
plotter with a resolution of 2000 dpi. Tlie use of a high definition plotter ensures that the
layout, printed on a film sheet, will be of the highest quality. This in practice means that
edges of the printed circuit are sharp and the filling within is dark enough to be opaque
for the UV light. This allows us to hope that the actual microstrip circuit obtained in the
process is of an reasonable quality with its most critical dimensions within tight
tolerances of the required ones.
The actual tolerance of the process is ± 25 pm, which is a typical value for this
technique and for 70 % cases (as was shown in section 6.3) should provide reasonable
results.
In the next stage all the passive components that are used in the circuits were
soldered to appropriate pads. The square panel jack SMA connectors were soldered at
the input/output ports of each device as shown on the model in figure 7.1 and 7.2:

162

7. Experimental Results.

Figure 7.1. SMA flange connector arrangement - view
j

’■2- SMA flange connector arrangementView 2.

To ensure mechanical rigidity of the connections, aluminium bricks were used as
it is shown in the arrangement in figure 7.1 and 7.2. They provide good ground-toground contact between the ground plane of the board and the ground potential of the
SMA connector. The bricks were fastened to the board from the circuit plane side with
M2 screws, which are not included in the model depicted above. The SMA panel
connectors were then mounted to the front sides of the bricks. This solution ensures a
firm connection and reduces the mechanical stress to such a level that twisting or
bending of such a soft substrate, as CER - 10, does not take place. The tip of each
connector was filed to 0.6 mm in width to obtain good contact with the microstrip line
and to reduce the discontinuity associated with the coaxial to microstrip line transition.
There are two different types of connectors that were used in the project. The one used
for Wilkinson power divider and single - stage LNA was provided by Pasternack
Enterprises (model PE4000 - SF). This SMA has a passivated stainless steel body, gold
plated tip and PTFE as a insulator. The other connector was provided by Jye Bao CO.
LTD (model 864KT — 0000) and in this case the body of the SMA is gold plated. This
connector was used in the balanced LNA circuit.
In the last step the ATF - 36163 transistors were soldered to the appropriate pads
in the single - stage and balanced LNAs.

7.2. Measurement set up.

Since the performance of the fabricated devices must be tested against the
simulation results proper measurement configurations must be found. There are several
parameters that must be measured: S - parameters for each device and noise figure of
the single - stage and balanced low noise amplifier. For these two types of measurement
two different configurations of measurement equipment are required. Therefore, this
section is split into two subsections, one of which is dedicated to S - parameter
measurement, while the other is devoted to noise figure measurement.
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7.2.1. S - parameter measurement configuration.

To obtain the S - parameter matrices of the fabricated devices, a vector network
analysis was employed. This analysis is particularly useful to accurately characterize the
devices that are intended to convey signals with minimum distortion and maximum
efficiency. The analysis uses frequency-swept control signals to measure the effect of
the amplitude, phase and power behaviour of the device under test (DUT) in either
linear or non-linear conditions [58]. In this work, since the devices are intended to work
with very low power signals, we can constrain the investigation to the linear vector
analysis where it is assumed that the device neither change the frequency of the input
signal nor creates new components at different frequencies to the frequency of the
original signal. The results measured in this way will be compared with the linear
simulation products. However, even though the devices are assumed to be linear,
especially in the case of the low noise amplifiers it is worth examining the maximum
allowable power of the input signal that does not drive the device into a saturation
condition and causes non-linear operation. The absolute maximum input power for the
ATF - 36163 transistor is limited to PmMAx = 10 dBm (Appendix A), therefore, the test
signal power should be reduced to the reasonable -10 dBm. Otherwise the extensive
power of the signal saturates the transistor and leaks to the gate DC line where it causes
fluctuations in the DC voltage level.
In practice the device that performs such an analysis is called a Vector Network
Analyser (VNA). This device measures the amplitude and phase of the test signals and
fully characterizes the linear network. Based on the phase and amplitude of the
reflection and transmission coefficients the scattering parameters matrix is set that fiilly
characterizes the linear DUT. Due to the limited scope of this work, the fundamental
principles of the VNA measurement are omitted here, however, they can be found in
[58].
It is also worth mentioning another extremely important aspect of the network
measurements - an error correction. The vector network analyser is subject to several
imperfections that significantly contribute to less than ideal measurement results. There
are three main types of errors, systematic errors, random errors and drift errors. The
errors of the first type are caused by the imperfections in the test equipment and by the
measurement set up, whereas the second type of errors are caused by noise and
connection repeatability issues, the third type are caused by variable environment
conditions such as temperature and humidity. Fortunately, some of the factors that
influence the accuracy of the analysis are repeatable and thus quite easy to predict.
Systematic errors can be removed from the measurement thanks to the error correction
scheme that is based on the measurement of the electrically well known standards such
as open circuit, short circuit, through and precise termination standard. There are
various error correction methods that are described in detail in [59] and therefore only
the two-port method will be briefly highlighted here.
Two-port error correction is considered as the most accurate among all available.
Its accuracy is gained from the fact that four of the S - parameters (SI 1, S21, S22 and
S12) are measured to obtain most of the information regarding the systematic errors.
Once the system error is calculated, the actual S - parameters of the DUT at the
specified reference planes are known. This method requires reflection calibration at both
ports using at least three standards - open circuit, short circuit and load - and forward
and reverse transmission calibration between the two ports. Since the error correction
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efficiency is strictly dependent on the quality of the calibration standards their
parameters as well as frequency range of usability must match the application they are
intended for.
In this work the HP 8720C vector network analyser was used. Its most important
typical parameters at 23°C (± 3°) are presented in table 7.1:

Number ofports

Frequency range

Frequency
resolution

Power level

Power resolution

2

50 MHz-20 GHz

100 kHz

-65 dBm — +10 dBm

0.05 dB

Table 7.1. Typical parameters of the HP 8720C VNA.

A set of two microwave cable assemblies was also included in the measurement set up.
Internally ruggedized 24” cables assemblies provided by W. L. Gore (model
EKD01D010240) were chosen to provide excellent phase and amplitude stability and
flexibility. The performance of these cables permits accurate and repeatable
measurements limited practically by the 3.5 mm male connectors, assembled at each
end, to a maximum frequency of 26.5 GHz. The 3.5 mm connectors provide good
mating properties with SMA, 2.92 mm as well as other 3.5 mm connectors. The air
interface of the 3.5 mm connectors provide far better repeatability and electrical
properties than SMA-to-SMA connection, even when mated to the SMA interface.
Proper and repeatable mating was ensured using a precise 8in-lbs torque wrench
provided by Pasternack (model PE 5011-1).
To obtain proper two-port calibration of the VNA, an Anritsu calibration kit
(model 3750) was used. In each measurement the equipment was calibrated with the
reference planes at the end of the cable assemblies, which means that the DUTs were
measured within the two planes placed at the inputs of input and output SMA
connectors, respectively.
The measurement set up is shown in figure 7.3:
Network Analyzer
Test Set

Cable Set

Device
Under
Test

I>Z[J>2I
Figure 7.3. The measurement set up.
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The picture depicting the real equipment configuration is shown in figure 7.4:

Figure 7.4. The real equipment configuration.

Each measurement, regardless of the device under the test, was performed
between 0.05 and 15 GHz for 801 points, which yields 18.7 MHz frequency step. The
power of the test signals was set to -10 dBm.

7.2.2. Noise figure measurement configuration.

The noise figure measurements were performed with the HP noise figure
measurement set up which is presented in figure 7.5:

Figure 7.5. The HP noise figure measurement test set.

As one can see the test set consist of three units: HP8970B noise figure meter,
HP8971B down-converter and synchronized with it HP8671B signal generator. The
noise figure meter uses the Y method to measure the NF from 10 to 1600 MHz and
therefore,, to extend its bandwidth, the down-converter must be used. This configuration
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extends the usable range of noise figure meter up to 18 GHz. The noise figure meter
output pulse +28V source drives the noise figure source HP346C that is connected
directly to the input of the device under test (DUT). The output signal of the device is
delivered to the RP input of the down converter and further tested by the noise figure
meter. The power supply unit provides the required DC biasing for the DUT.
The noise source is intended to provide two different levels of noise that are
required to obtain the noise slope of the DUT. These two noise levels must be known so
the calibration of the test set up can be performed which ensures that measurements are
of the highest accuracy. A typical noise source consists of a special type low-capacitance
diode that generates noise when reverse biased into the avalanche breakdown. When the
+28V signal is on the diode the output noise is equal to kTnB (due to the avalanche
generation in the diode, Th temperature of the device turned on), whereas when the
+28V is off the noise generated by the source is equal to the thermal noise generated by
the diode in the off state - kTcB (Tc temperature of the device turned off).
To obtain accurate noise figure measurements a noise source is characterized by
the excess noise ratio factor ENR in dB. This coefficient is governed by the following
formula [60]:
(7.1)

£W/?^ = 101og^
where:
Th - hot temperature of the noise source (ON);
Tc - cold temperature of the noise source (OFF);
To - 290 K

Therefore each noise source is provided with the unique ENR table where the ENR
coefficients are given for the entire frequency range with a step of 1 GHz. The table is
stored in the noise figure meter and used for the calibration and extraction of systematic
errors. Typical HP346C parameters are given in table 7.2:
Uncertainty

ENR range
dB

12-17

VSWR

f[GHz]

±dB

0.01-1.5

0.22

1.5-3

0.19

3-7

0.2

7-18

0.28

18-26.5

0.34

f[GHz]

-

0.01 - 18

<1.25:1

18-26.5

<1.35:1

Table 7.2. Typical parameters of the HP346C noise source.

The uncertainty associated with the noise figure meter was ±0.1 dB within the
entire range of noise figure the meter is intended for 0 - 30 dB.
As mentioned above the measurement test set employs the Y method to calculate the NF
of the DUT. This method utilizes the ratio of the noise generated by the noise source in
the on and off state - Y = Noi/Noff. Since the ENR table of the noise source is known, the
internal noise of the DUT is derived by the following formula:
NF=mogJ

10
10"^^'°-1 /

(7.2)
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This method is suitable for measurements of low to moderate noise figure
devices at any frequency regardless of the gain of the DUT.

7.3. Measurement results.

This section concentrates solely on the performance of the devices obtained from
the vector network analysis as well as from the noise figure measurements. Its is broken
down into three main subsections devoted to the Wilkinson power divider, single stage LNA and, finally, to the balanced LNA. Each of them provides the measurement
results that are also briefly discussed for the full understanding of the actual behaviour
of each device.

7.3.1. The Wilkinson power divider.
Since the actual layout of the Wilkinson power divider presented in figure 4.18
in chapter 4 is very compact (14 mm x 6.4 mm), its implementation on the CER - 10
substrate with three SMA connectors soldered to its ports would be impossible.
Therefore, additional sections of 50
microstrip lines must be used to allow a proper
arrangement of the circuit. Moreover, this increases the size of the board the circuit is
implemented on, which ensures sufficient mechanical properties of the board and do not
allow that the test cables to put mechanical stress on the board and change the wave
propagation conditions, which effectively alters the electrical properties of the circuit.
To achieve this, the input and both output 50 H lines were extended as it is shown in the
figure 7.6, where the CST model of the actual Wilkinson divider is presented:

Figure 7.6. The CST model of the Wilkinson divider
implemented on the 52 mm x 42.4 mm substrate.

The actual length of the 50 Q input/output lines was extended from 2 mm to 20
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mm. The effect of the additional sections of 50 Q lines is the extra phase shift in the
direction of wave propagation. It should not affect the performance of the divider. The
actual Wilkinson power splitter manufactured on the CER - 10 substrate is presented in
figure 7.7:

Figure 7.7. The fabricated Wilkinson power divider.

The measured S - parameters magnitudes Sll, S22 and S21of the circuit are
shown in figure 7.8, whereas the S33, S32 and S31 magnitudes are depicted in figure
7.9:

Figure 7.8. The measured performance of the Wilkinson power divider: |S21| (blue),
SI l|(pink), |S22| (brown).
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Figure 7.9. The measured performance of the Wilkinson power divider: |S31| (pink),
S33| (blue), 1S32| (brown).

From the characteristics given above it is difficult to see whether the
performance of the power splitter is consistent with the EM simulations. Therefore, each
measured S - parameter magnitude is compared against its counterpart from the
simulation for model shown in figure 7.6 in separate graphs below from 2 to 12 GHz.
In figure 7.10 the transmission coefficients |S21| and |S31| are examined;

Sll comparison
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Figure 7.10. The comparison of the measured |S11| (blue) and simulated |S11| (red)
parameter of the Wilkinson divider.

As one can notice the actual reflection coefficient magnitude of the input of the
manufactured Wilkinson power splitter differs significantly from the simulated one. The
|S11| at the bottom of the UWB band is -18.6 dB which is around 4 dB worse than the
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ideal (simulated), similarly at the upper edge of the band the reflection coefficient
magnitude is equal to -13.9 dB (nearly 7 dB worse). There is a considerable ripple in the
measured characteristic and the Sll magnitude seems to oscillate around -15 dB,
whereas the ideal input reflection coefficient can be considered as a better than -22 dB
within the band. The measured curve reaches its highest point -9.1 dB at 9 GHz,
whereas for the ideal one the peak -18.4 dB occurs at 8.25 GHz. Such a ripple in the
reflection coefficient characteristic is mainly caused by the fact that the reference planes
of the measurement are placed at the input of each SMA connector. Thus, the
measurement takes into account the effect of a connector, when the simulation assumes
that the wave is perfectly launched into the microstrip circuit and received by the ideal
wave-guide ports. These ripples are a typical phenomenon when using rather low cost
budget SMA connectors.
In figure 7.11, the comparison of both output reflection coefficients is shown.
Since the structure, from the circuit point of view, can be considered as symmetrical, the
S22 and S33 coefficient magnitudes are plotted at the same graph. As one can see
below, as was expected, the both output reflection coefficient magnitude derived from
the EM simulation (brown and red curve) are in a perfect alignment. The same situation
should take place in the case of their measured counterparts. However, the both curves
(pink and blue), despite the fact that have similarly rippled characteristics, do not
overlap. The ripples that occur in both measured curves can be explained as it was done
in the case of the input reflection coefficient. The SMA connectors used in the circuit
are subject to the severe discontinuity along the coax-to-microstrip line transition. The
fact that both measured characteristics are not in the alignment can be also easily
explained. The real fabricated Wilkinson splitter is not perfectly symmetrical since the
upper and lower arm of the structure have slightly different electrical properties, which
is caused by the unavoidably uneven fabrication process for both sides as well as not
ideal soldering of the resistors at each lead. And obviously the measurement for both
arms of the circuit were not taken in the same conditions. Since the VNA used in the
measurements was a just two-port device reconnection was required each time another
pair of the device's ports was measured.

Figure 7.11. The comparison of the measured |S22| (blue) and |S33| (pink) and simulated
S22| (brown) and |S33| (red) parameters of the Wilkinson divider.
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Again, the measured output reflection coefficients characteristics fluctuate
around -15 dB, whereas in the ideal case they are better than -20 dB in the most of the
band. The comparison of the measured and simulated transmission coefficients is shown
in the graph in figure 7.12:
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Figure 7.12. The comparison of the measured |S21| (blue) and |S31| (pink) and
simulated |S21| (brown) and |S31| (red) parameters of the Wilkinson divider

One can notice that the ideal Wilkinson power divider provides an equal division
of the input signal. The |S21| (blue) and |S31| (pink) are in the perfect alignment and
change from -3.38 dB at 3.1 GHz to -3.8 dB at the upper edge of the UWB band. That
result was evaluated with the assumption of the dielectric losses of the substrate (tano =
0.0035), finite conductivity of the copper (58-10* S/m) and resistor models as it was
mentioned in 4.2.2.1. However, the simulation does not take into account the effect of
the discontinuities introduced by the SMA connectors that cause the ripples, and the
effect of the impurities in the substrate as well as the surface roughness. The surface
roughness aspect will be highlighted further in this work.
The actual transmission characteristics of the Wilkinson divider obviously differ
from the simulation. This is again a result of all the aspects taking place, as highlighted
above. The ripple of the both coefficients increases with frequency. What is more
important and problematic is the uneven division of the input signal. As one can see,
roughly above 9 GHz the actual difference between the [821| and [831| is 0.5 dB. At 10.6
GHz the |821| is equal to -4.7 dB, whereas the |831| is -5.1 dB. This, even bearing in
mind the fact that the measurement conditions in both cases are not the same (re-mating
one port of the VNA), indicates that even when the Wilkinson divider is incorporated
into one circuit with a single - stage LNA to form the balanced configuration, the lack
in the symmetry of the branches certainly will contribute to the phase and amplitude
imbalance in both branches of the balanced LNA. As one can see, the measured |821|
and |8311 characteristic slopes get deeper with frequency and, influenced by the 8MAto-microstrip discontinuities, reach as low as -5.5 dB for |821| and - 6 dB for |831|,
respectively.
The last but not least important coefficient to examined is the isolation between
the two output ports. The appropriate graph is shown in figure 7.13:
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Figure 7.13. The comparison of the measured (blue) and simulated (red) |S32|/|S23|
of the Wilkinson divider.

From the figure above it is clear that, although the measured and simulated
curves do not overlap, as was explained in the preceded discussion, the actual isolation
of the real Wilkinson is very close to the ideal one. The measured bandwidth within
which the isolation is better than -15 dB stretches out from 2.5 GHz to 11.2 GHz. At the
bottom boundary of the UWB band the |S32|/|S23| (due to symmetry only one coefficient
is plotted for either ideal or measured case) is equal to -22.7 dB, whereas at the upper
edge it reaches as low as -19.9 dB. The ripple of the characteristic occurs and the
coefficient is thought to fluctuate around -20 dB. This is an exceptional result, bearing
in mind the limitation of the PCB process and low cost SMA connectors. The isolation
between the two outputs is a very crucial parameter since it is essential to keep the two
single - stage amplifiers separated so neither of them can affect the operation of the
other.

Since it is believed that the SMA connector can significantly deteriorate the
performance of any microwave device, it is worth examining the operation of two
Wilkinson power dividers connected together as a back — to — back configuration using
a test fixture that was designed for the purpose of reducing the discontinuities in the
direction of wave propagation and thus to minimise undesirable reflections. The test
fixture shown in the model in figure 7.14 was designed to provide a good repeatable two
port contact for the circuits implemented on 50 mm x 25 mm boards of any material:

173

7. Experimental Results.

Figure 7.14. The test fixture model.

The test fixture consists of a main brass brick that acts as a 'bed' for the board
that is held firmly by six teflon blocks. Two high quality precise SMA connectors are
mounted in sliding flanges that can be adjusted to the specific thickness of the substrate
used. The back - to - back structure is formed from the two identical Wilkinson
dividers whose corresponding outputs are connected by 50 Q transmission lines and is
shown in figure 7.15:
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Figure 7.15. The back - to - back Wilkinson divider configuration.

The circuit depicted above contains two identical Wilkinson dividers (shown in
figure 4.14 section 4.2.2.2) which are hidden as a sub-circuits SI and S2. The
corresponding layout is shown in figure 7.16:
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Figure 7.16. The layout of the back - to - back
Wilkinson divider.

The layout was arranged to fit precisely into the test fixture bed. The actual
board arrangement in the test fixture is shown in figure 7.17:

Figure 7.17. The back - to - back Wilkinson divider and test
fixture arrangement.

This configuration allows reduction of the influence of the SMA connectors to a
minimum since the actual transition from coaxial to microstrip line is not that rapid, it is
done in two stages. The wave propagating down the SMA faces a first discontinuity
when it leaves the PTFE dielectric filling the connector. Then it propagates within the
air-filled coaxial line that is formed by the tip of the connector and a round void in the
flange of the test fixture. Finally, the second discontinuity occurs during the
transformation from the air coaxial to the microstrip line. The wave transition that
occurs in this way provides far smaller reflections from both the input and output of the
test fixture, which is proved in the figures presented below.
The S21 magnitude comparison for the ideal and measured back - to - back
Wilkinson splitter is shown in figure 7.18:
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Figure 7.18. Comparison of the measured (blue) and simulated (red) S21
magnitude.

One can easily notice that the losses introduced by the real circuit are higher than
in the case of the ideal one. At the 10.6 GHz the difference between them is 0.8 dB. The
ripples observed in figure 7.12 are significantly suppressed. The loss is higher than
expected, which allows us to presume that the gain of the real balanced LNA might be
reduced in comparison to its ideal counterpart. The effect of the increased losses might
be, which is the most probable, caused by the skin depth effect versus the surface
roughness. This is a very important issue in microwave design and can contribute to
significant discrepancies between the expected and measured results. Since the CER 10 substrate is considered as a very low profile substrate, the electrodeposited copper
foil roughness is understood to be 0.6 pm from the treatment side (substrate side) of the
cladding. It is possible to achieve better finish of the conductor surface, using for
instance rolled annealed cladding - typically 0.2 - 0.3 pm. The latter, however, do not
provide proper mechanical strength of the conductor/dielectric interfaee which
contributes to rather poor thermal stability and reliability of the finished circuits [61]. A
certain roughness of the underside of the copper foil is required to achieve proper
adhesion to the substrate. Therefore, the trade-off between the surface roughness and
mechanical and thermal properties of the conductor/dielectric interface must be found.
For the given substrate, the skin depth for the 3.1 GHz and 10.6 GHz is 1.17 pm
and 0.63 pm, respectively. It is not difficult to notice that, particularly at the upper edge
of the UWB band, the skin depth is of the order of the copper roughness. Having in
mind that the skin depth is defined as a distance to the conductor where the current
density drops to 1/e from the maximum density observed at the surface of the conductor,
or is 37 % of the Imax, the actual cross section of the current path significantly shrinks
with frequency. Another words the effective resistance for the current flow increases
with square root of frequency as the skin depth decreases. Therefore, it is proven [61],
[62] that the conductor surface roughness, when comparable with the skin depth, can
increase the effective current path resistance of 10 % to 80 %.
The SI 1 and S22 magnitudes are compared in figure 7.19 (the ideal SI 1 and S22
are equal due to the symmetry of the circuit):
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Figure 7.19. Comparison of the measured SI l(blue) and S22(pink) magnitude with
the simulated one (red).

Although the ripple occurs, the actual reflection coefficients are reasonable and
fluctuate around -20 dB. The lack of the consistency with the simulation is caused by
the different electrical length of the circuit (SMA effect) which is clearly seen in figure
7.20 where the phase relations are depicted:

Figure 7.20. Comparison of the S22 angle: measured (blue), simulated (red).

As one can see, for the centre frequency 6.85 GHz, the actual phase shift for the
both cases is almost equal to 160°. This makes a significant difference and fully justifies
the S11 and S22 magnitude differences.
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7.3.2. The single - stage broadband low noise amplifier.

The actual single - stage broadband low noise amplifier is shown in figure 7.21;

Figure 7.21. The single - stage broadband low noise amplifier.

The amplifier depicted above strictly represents the layout that was developed in
section 5.2.7. in chapter 5 (figure 5.46) and is implemented with the SMA interface. The
DC supply set up that ensured proper biasing conditions for the ATF - 36163 transistor
is schematically shown in figure 7.22:
Gate DC supply

Drain DC supply

Single - stage
LNA
Figure 7.22. The DC supply schematic for single - stage LNA.

As it is seen on the schematic above the single - stage broadband low noise
amplifier was supplied from the two separated power sources. This was to ensure proper
biasing of the gate (negative -200 mV) and drain line (+3.6V). The actual drain current
was equal to 10 mA to ensure that the transistor was working in the voltage conditions
for which its S - parameter matrix was provided and was providing the required
reflection and transmission properties as well as noise figure. The input and output
SMA connectors were mated to the input and output of the test equipment and the S matrix was measured. The obtained results are plotted in the graph in figure 7.23:
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Figure 7.23. The measured S - parameter magnitudes of the single - stage
broadband LNA.

Similarly as it was in the case of the Wilkinson power splitter the comparison of
each scattering parameter is provided in a separate chart below. The gain of the
measured amplifier and its corresponding simulation results are shown in figure 7.24:

Gain comparison

Frequency (GHz)

Figure 7.24. The gain (|S21|) of the measured (blue) and simulated (red) single stage broadband LNAs.

From the figure depicted above it is fairly clear that up to the centre frequency of
6.85 GHz the gain characteristic of the measured device is practically in perfect
agreement with the simulated one. The gain is equal to 7.26 dB at the bottom edge of
the UWB band and reaches the maximum 12 dB, in the both cases, at around 5.5 GHz.
However, above the centre frequency some fluctuations in gain occur and at 8.5 GHz
and at 10 GHz the measured gain drops 2 dB and 3 dB below the expected values. At
the upper boundary of the band the gain is nearly 2 dB better than expected. This type of
behaviour is typical in microwave circuits. At the higher frequencies the tolerances
associated with the components used in the circuits play far more important role than for
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the lower frequencies. The effect of the coax - to - microstrip line transition at either
input or output of the amplifier is also more severe at the higher frequency range.
It is also worth checking the isolation coefficient magnitude of the amplifier. The
measured and simulated |S12| are examined on the graph in figure 7.25 below. The
measured isolation coefficient, as one can see, is in a very good agreement with the
simulation and is better than -15 dB in the entire band. This is caused by the fact that for
the lower frequencies the S12 magnitude of the transistor is up to three times smaller
than for the upper frequencies.
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Figure 7.25. The isolation (|S12|) of the measured (blue) and simulated (red) single
stage broadband LNAs.

The comparison of the SI 1 magnitude coefficients is shown in figure 7.26:
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Figure 7.26. The input reflection coefficient (|S11|) of the measured (blue) and
simulated (red) single - stage broadband LNAs.
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As one can see, the S11 magnitude comparison indicates quite good agreement
between the measured and simulated coefficients. Although at 3.1 GHz the difference in
magnitude between the two characteristics is 8.5 dB, the measured |S11| fluctuates
around the expected curve and in some cases the reflection is even lower than predicted
one. The reasonable agreement between those two characteristics allows us to assume
suitability of this structure to be implemented in the balanced LNA.
The output reflection coefficient magnitude is depicted in figure 7.27:

Figure 7.27. The output reflection coefficient (|S22|) of the measured (blue) and
simulated (red) single - stage broadband LNAs.

Similarly to |S11|, the measured |S22| is consistent with the simulation, although,
variations along the simulated curve occur. Nevertheless, having in mind the influence
of the SMA connectors and tolerances of the components employed in the circuits, the
obtained results are good enough to assume non-problematic operation of the single stage LNA in the balanced configuration. The measured noise performance of the
amplifier and the simulated one are given in figure 7.28:
NF of the single stage amplifier
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Figure 7.28. The noise figure of the amplifier: simulated (red), measured
(blue).
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One can notice that the measured noise figure of the single stage broadband
amplifier differs from the results obtained in the simulations. The measured NF is better
than 6 dB throughout the entire bandwidth. High noise figure at the lower range of
frequencies was expected due to a trade-off between the gain and low input reflection
coefficient. At the centre frequency the measured noise figure is practically equal to the
simulated one. As frequency increases, the noise figure increases. This is due to the
accuracy of the manufacturing process and assembly of the components which become
crucial at higher frequency range. However, obtained results can be considered as
consistent with the simulations.

7.3.3. The balanced broadband low noise amplifier.

The balanced LNA was implemented on the CER - 10 low lossy microwave
substrate based on the layout given in figure 6.2 section 6.1. Its actual picture with all
the components and input and output SMAs is shown in figure 7.29:

Figure 7.29. The balanced broadband low noise amplifier.

To obtain proper biasing conditions for both pHEMT transistors the DC set up,
shown in figure 7.30, was used:
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Figure 7.30. The DC supply schematic for the balanced LNA.

In this case, the circuit requires four DC power supplies to provide accurate and
stable quiescent points for both of the transistors. Although only two DC sources might
have been used, it is believed that a separate biasing of the two transistors will reduce
the unbalance in phase and amplitude in both arms of the balanced LNA that might
occur when using just two DC sources. Regardless of the fact that these transistors are
of the same type, their parameters might vary and significantly influence the balanced
behaviour of the LNA. Therefore, for the single - stage LNA in the branch A and B, the
current and voltage were controlled independently.
The measurement results are shown in figure 7.31 (SI 1, S22 and S21 magnitude)
and in figure 7.32 (|S12| and group delay GD):

Figure 7.31. The measured |S11| (pink), |S22| (brown) and |S21|(blue) of the
balanced broadband LNA.
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Figure 7.32. The measured isolation coefficient S12 magnitude (blue) and group delay
GD of the balanced LNA.

From the charts shown above it can be considered that the obtained results are
reasonable. To fully characterize the balanced LNA it is worth comparing each single
parameter with its counterpart obtained in the linear simulations. Therefore, the S parameter magnitudes and the group delay of the amplifier are plotted on the separate
charts and compared.
In figure 7.33 the gain of the balanced LNA is compared with the predicted one
from 2 to 12 GHz:
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Figure 7.33. The gain (|S21|) of the measured (blue) and simulated (red) balanced LNAs.

One can easily notice form the chart given above, that the measurement is
consistent with the simulation. As was the case in the single - stage LNA, the agreement
between the two characteristics is quite good up to the centre frequency of the UWB
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band. Above 6.85 GHz the gain of the real amplifier decreases with frequency and is
lower 3.3 dB from the ideal one at the 10 GHz. However at the upper edge frequency
point both curves reach the same gain of 6.5 dB. This is a similar effect as in the case of
the single - stage LNA, whose gain fluctuations above the centre frequency in addition
to the significant losses introduced by the two Wilkinson dividers (input and output)
effectively reduce the performance of the balanced LNA, particularly for the higher
frequency range. These are the main factors that influence the gain performance. There
are also several other elements that have a strong impact on the functioning of the
device as it was shown in section 6.3 which are also worth examining. The measured
performance of the amplifier tested against the yield product is also presented further in
this chapter.
The input reflection coefficient S11 magnitude is examined on graph in figure
7.34:

Figure 7.34. The input reflection coefficient magnitude (|S11|) of the measured
(blue) and simulated (red) balanced LNAs.

One can notice that, although the measured characteristic is not in alignment with the
simulated one, the input reflection coefficient magnitude is quite low in the whole band.
At the lower edge of the UWB band it reaches around -7 dB, which is around 6.4 dB
worse than predicted, but at the upper boundary of the band it is better than simulated.
Throughout the band, |S11| fluctuates around -12 dB in average, which can be
considered as a good result. In general, the S11 magnitude value and characteristic's
shape allows us to assume that, once the amplifier is connected to the output of the
antenna, the actual signal power transfer will be reasonable.
The output reflection coefficient magnitude is depicted on the graph in figure
7.35:
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Figure 7.35. The output reflection coefficient magnitude (|S22|) of the measured
(blue) and simulated (red) balanced LNAs.

The S22 coefficient magnitude can be considered as better than -10 dB in
virtually the entire band (apart from the frequency point 3.1 GHz, where it reaches -6.6
dB). Moreover, in most of the band it is better than -15 dB and fluctuates around -20 dB
reaching even as low as -30 dB. This is a very good performance and ensures that the
matching at the output of the amplifier to any type of device that has the impedance of
50 will be unproblematic. In this case, again, due to the effect of the SMA connectors,
the measured characteristic is not in the alignment with the simulated one.
The isolation coefficient magnitude examination is presented in figure 7.36;

CO

2,
(U
■O

'E

O)
03

E
CM

CO

5

6
7
8
Frequency (GHz)

9

10

11

12

Figure 7.36. The isolation (|S12|) of the measured (blue) and simulated (red) balanced
LNAs.

As one can see, the measured characteristic is almost in perfect alignment with the
simulated one. At each frequency point the actual difference in the values are negligible.
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Another important parameter that must be examined is the group delay of the
amplifier. The group delay, typically defined by

GD——----

(where <E> and co are the

phase angle and frequency, respectively), determines the time needed to transfer each
frequency in the input signal through the given device. A group delay that is flat and
consistent with frequency, ensures that the signal, regarding its rise time and shape, will
not be distorted. This is particularly important in radar systems, where the frequency
content of the received signal carries the information about the detected object. Strong
and inconsistent variations in the group delay might deteriorate the efficiency of the
signal detection and processing.
On the graph in figure 7.37 the group delay of the real amplifier is examined
against its counterpart obtained from the simulations:

Figure 7.37. The measured (blue) and simulated (red) group delay of the balanced
LNA.

One can notice that the average time needed, for each frequency point, to pass
the amplifier is greater than expected based on the simulation. This is mainly caused by
the fact that, from the wave point of view, the the real amplifier is slightly longer due to
the input and output SMA connectors' effect. The time difference is 90 ps, 140 ps and
70 ps for 3.1 GHz, 6.85 GHz and 10.6 GHz, respectively. What is more important here
is that the actual group delay characteristic of the measured amplifier is not consistent
with frequency. The value changes rapidly with the frequency step, and despite that the
time variations are roughly 0.05 - 0.08 ns from the mean value, this indicates that the
distortion of the input signal might take place.
At this point it is worth checking the performance of the balanced amplifier
against the yield simulations to determine whether the actual behaviour of the device
drops into the the result space evaluated from the statistical parameters of the circuit's
elements. Again, each parameter is plotted on a separate graph that was derived from the
yield simulation.
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The measured gain of the amplifier tested against the gain variations subject to
the statistical parameters provided in table 6.1 in chapter 6 is plotted in figure 7.38:
Gain variations

Figure 7.38. The measured gain of the balanced LNA against the statistical maximum
and minimum gain values (grey) and their mean value (red).

One can notice that the measured gain fits between the minimum and maximum
variations in the bottom half of the band of interest. Above the centre frequency the gain
drops below the minimum level subject to the statistical properties of the circuit
parameters. This means that none of the elements of the circuit for which the tolerances
were specified could cause such a significant drop in gain. However, there are many
other circuit parameters that just could not have been taken into account. As was
mentioned, the transistors were assumed as identical, the SMA connector were not taken
included in the simulation as well as the actual conductivity of the copper cladding,
which in practice is different than the one specified by the vendor when the
electroplating process takes place during the circuit fabrication. It was also not possible
to take into account the influence of the solder joints that provide the electrical
connections for each mounted component. Generally speaking, the operation of the
balanced amplifier is an extremely complex function of many parameters. The
functionality of the device derived from the simulations takes into account only ideal
conditions - parameters are set to the specified values and their tolerances are set to 0.
Therefore, the engineer can only expect that the actual measured performance of his
circuit will only be worse. We could, however, expect that is this amplifier was
integrated on a higher quality substrate, e. g. alumina in thin film, with automatic
component assembly process the effect of variables such as conductor variations,
conductor roughness and solder joints would be greatly reduced.
In figure 7.39 the SI 1 coefficient magnitude examination is plotted:
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Figure 7.39. The measured input reflection coefficient (|S11|) of the balanced LNA
against its statistical maximum and minimum variations (grey) and their mean value
(red).

As it was expected the measured characteristic of the |Sll| shifts around the
mean (red). The SI 1 magnitude space determined by the two grey curves (minimum and
maximum possible values of |S11|) virtually embraces the entire measured curve. This
could mean that the actual Sll coefficient is probable when taking into account the
statistical variations of the parameters its elements are subject to.
The output reflection coefficient magnitude study is presented in figure 7.40:

S22 variations

20
SDB(|S(2,2)|)
Measured balanced LNA

DB(|S(2,2)D
Ideal balanced LNA

-80

6

8

10

12

Frequency (GHz)

Figure 7.40. The measured output reflection coefficient (|S22|) of the balanced LNA
against its statistical maximum and minimum variations (grey) and their mean value (red).

Similarly to the |S11|, the S22 coefficient magnitude is located entirely within the
statistically probable space of the results. It is clearly seen that the |S22| actually
oscillates around the mean value. Again, the measured parameter seems to be justified
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by the influence of the element tolerances used in the project.
The last parameter taken under the study is the group delay. In figure 7.41 the
measured group delay is tested against the GD variations obtained in the yield analysis:

Figure 7.41. The measured group delay of the balanced LNA against its
statistical maximum and minimum variations (grey) and their mean value
(red).

As it was expected, the group delay for each frequency point is greater then the
one obtained from the simulation. This is obviously caused by the use of the SMA
connectors whose influence was not included into the yield analysis. Therefore, the
actual GD of the amplifier is not confined within the maximum and minimum values of
the GD that is subject to the statistical variations of the circuit parameters.Finally, the
noise figure comparison between simulations and measurements are shown in figure
7.42:

Figure 7.42. The NF of the measured (blue) and simulated (red) balanced LNA.

From the plot depicted above it is obvious that the noise performance of the
balanced amplifier is very consistent with the simulation. The actual NF of the device
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(blue) practically overlaps the simulated one (red) in the entire frequency range of
interest. This leads to the conclusion that actually proves the theory - noise generated by
the single - stage LNA in the branch A is not correlated with the noise introduced by the
device in the branch B. Moreover, it seems that rather poor noise performance of the
single-stage amplifier (figure 7.28) does not deteriorate the overall NF of the balanced
configuration. The noise figure is better than 2.5dB throughout most of the band,
reaching its highest values at the bottom and upper edge of the band as expected.
Bearing in mind limited accuracy of the the manufacturing process and tolerances
associated with the components used in the circuit, the noise performance of the device
can be considered as excellent.
The measured noise figure is subsequently tested against the noise figure
variations that are caused by the statistical properties of various parameters of the
circuit, similarly as it was done with the S-parameters. In figure 7.43 the NF yield
analysis is depicted:

Figure 7.43. The measured NF of the balanced LNA (blue) against its maximum
and minimum variations (grey) and simulation (red)..

As expected, the measured NF characteristic fits very well into the simulated NF
variations.
Since the actual group delay characteristic differs considerably from the
simulated one it is worth checking the effect it has on the pulse distortion. For this
purpose the VSS simulator was used with the block schematic shown in figure 6.5
(chapter 6). This time, however, the measured amplifier was tested against the balanced
LNA designed in section 6.1. The measured amplifier is represented by its S - matrix
which was imported into the system simulator. On the graph in figure 7.44 the time
domain representation of the two output pulses from the simulated balanced LNA
(circuit in figure 6.1 chapter 6) and from the fabricated LNA is shown:
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5th Gaussian derivative comparison

Time (ns)

Figure 7.44. The time domain representation of the 5th derivative of the Gaussian pulse
amplified by the fabricated (blue) and simulated (red) balanced LNAs.

From the time domain representation of the both pulses it is clearly seen that the
distortions caused by the real amplifier are not severe. The shape of the signal is
maintained. The actual power spectral density for both pulses is presented in figure 7.45:

Figure 7.45. The power spectral density of the 5th derivative of the Gaussian
pulse for fabricated (blue) and simulated (red) balanced LNAs.

Low signal distortion is further proved in the figure above. The two
characteristics, although are not in alignment, provide similar PSD values for the
specific frequency points. Therefore, it is believed that the distortions introduced by the
real LNA to the input signal are at the level which allows us to assume that the effective
detection and retrieving the data will be non - problematic, regardless of the application
the UWB receiver is intended for. The spectral information that is carried by the input
pulse is only insignificantly modified and it is not considered likely to cause detection
problems in either threshold or integration detector.
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7.4. Discussion.

The study presented in this chapter yields provides some important conclusions.
First of ail, the actual functionality of the balanced low noise amplifier is a very
complex function of the statistical properties of circuit parameters. The EM simulations
typically assume the best possible case when the tolerances of the circuit parameters are
simply equal to zero. Therefore, the result of the simulation sets the benchmark on the
best theoretical performance of the device for which great care should be taken during
the design and manufacturing to come as close to the ideal behaviour as possible.
Therefore, it is essential to understand the practical realisation of microwave circuits, to
know the possible bottlenecks of the process used, be able to predict the actual
behaviour of the circuit and be aware of the frequency impact on the circuit parameters.
As it is presented in this chapter, the broadband balanced low noise amplifier for
UWB receiver is very difficult to design. There are several sub-elements that form the
structure that are crucial to the overall performance of the amplifier and need great
attention during their development. Due to the lack of time domain design methodology
it is extremely tough to design the device, that is intended for pulse regime applications,
in the frequency domain. The microwave design from the frequency point of view
considers the actual pulse as a set or a group of infinite numbers of single frequency
signals for which the analysis takes place. The circuit under consideration is then
examined with each frequency point in the steady state. This aspect is also troublesome
and very difficult to understand because how will the device, which is designed in the
frequency regime for steady state condition, operate for very short pulses that do not
even leave enough lime to obtain steady state?
Although the entire balanced LNA design presented in the preceding chapters
was based on frequency characterization, the amplifier is intended to work with pulses
in transient time and that it how it is supposed to be judged. In pure UWB systems,
where the whole allowable bandwidth is used, the most important information regarding
the signal is its shape and amplitude. These two factors carry the information received
by the antenna and depending on the complexity of the whole system determined by the
uniqueness of the task it has to fulfil the suitability of the input low noise amplifier can
be evaluated. Probably the most important feature of the LNA for a UWB system is the
best possible transfer of the energy of the input signal so the actual waveform does not
differ from the expected one. This has been achieved in this design.
Finally, the measured performance of the LNA is compared in table 7.3 with its
CMOS counterpart presented in the work [36]:

Work

Technology

[36]

0.18 |.im
CMOS

this
work

microstrip

1

1

1

1

NF

Group
Power
delay
consumpt
variation
ion
s

Bandwidth

Gain

GHz

dB

dB

dB

dB

mW

ps

3.1 - 10.6

9.5- 13

<-6

<-10

2.9-3.3

9.6

-

3.1 - 10.6

6.3 - 11.5

<-7

<-10

1.9-4.8

72

300

Table 7.3. Comparison of the measured results of the LNAs proposed in this work and in work [36].
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As one can see the obtained results in this work are comparable with the ones
achieved by the state-of-the-art device. This again proves that the microstrip technology
can still compete with the more advanced techniques.
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8. Conclusions.
The Ultra Wideband technology opens a new door of research to the academics
and industrial specialists. At the time of writing this thesis UWB applications are at the
very beginning of their research-to-industry development and the amount of work
currently ongoing in this field indicates that these applications will be introduced to
commercial field very soon. Therefore, great effort has been put to study and understand
the time domain performance of the ultra-wideband devices that are intended for UWB
systems. This very often leads to the conclusion that the modern theory and design
techniques provide characterization of an arbitrary devices in frequency domain,
whereas very little is being said about their transient time performance. In practice the
designers and engineers are left with the hope that the frequency domain methodology
that proved to be successful numerously in narrow band problems is good enough to
approximate the time domain behaviour of the device under the consideration.
Therefore, in the advent of UWB there is an urgent need for time domain modelling and
characterization of microwave active and passive circuits.
The intention of this project was to provide the basic theoretical background,
introduce microwave technologies and design techniques and explain step by step the
process of designing the low noise amplifier for Ultra Wideband receiver. This work is
intended to be a “must read” manuscript, the basis for everybody who wants to build an
LNA for pulse radio. Despite of the lack of the time domain studies in the number of
available papers, it was very challenging to study the pulse characterization of the
presented LNA. As an effect the actual frequency representation of the various
parameters of the device has been compared against the pulse behaviour for which the
LNA is intended for.
The project started from the review of the works done up to the date and the
study to evaluate the suitability of various topologies of amplifiers that meet bandwidth,
gain and noise requirements of UWB systems. As it is presented in this work, the
balanced amplifier configuration has been considered as the most suitable for the LNA
for UWB and thus chosen for the implementation. Since the concept of the mentioned
structure is based on the balance operation in the phase and amplitude of two signals the
equal division, amplification and combining of those signals is of primary importance.
Having that in mind, each of the elements the presented LNA consists of has been
designed to the detail with the hybrid approach with an aid of CST and MWO
simulators.
Firstly, the broadband Wilkinson power divider was designed, manufactured and
measured. It proved to work within a full UWB bandwidth, although its performance at
the upper half of the band (the transmission coefficients IS21I and IS31I) was worse that
expected. It is believed that this was caused by rather low quality manufacturing process
and assembly. What is more important, however, the divider designed in frequency
domain give very good performance operating with 5^'’ derivative of the Gaussian pulse,
providing -19.3 dB of isolation between the two output signals. The symmetry of
operation and very good isolation ensured that the circuit would fit into the balanced
LNA providing the required parameters.
In the next step the single-stage low noise amplifier was proposed. The
broadband biasing networks and input and output matching networks were designed to
provide proper operating conditions for the pHEMT transistor. This proved to be the
most difficult part of the entire work. The broadband bias and, particularly, matching
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were ver>' difficult to obtain ensuring, at the same time, unconditional stability of the
amplifier. After numerous of hours a suitable topologies for biasing and matching
networks were derived and stability of the amplifier was ensured. The measurement
taken afterwards proved that the amplifier provided the gain greater than 7.2 dB, noise
figure better that 5 dB and input and output reflection coefficient better than -2.6 dB and
-5 dB, respectively.
In the next step the balanced LNA was built and tested. The time domain
simulations proved its reasonable performance and low signal distortions that are
thought not to deteriorate significantly the bit error rate (BER) of the real receiver. The
yield analysis was also performed to test amplifier against the statistical variations of the
parameters of the components it consist of The variations in circuit parameters proved
to have a significant impact on the overall performance and set the benchmark to the
amplifier performance. The measurements proved that the performance of the amplifier
was veiy consistent with the simulations. The discrepancies that occurred were mainly
due to the quality of manufacturing process, assembly of the components and budget
SMA connectors. Regardless of the above factors, the amplifier still proved to have flat
gain better than 6.3 dB within the UWB band as well as |Sii| and IS22I better than -7 dB
and -10 dB, and better than - 12 dB and -20 dB in average, respectively. The measured
noise figure was better than 4.7 dB and can be considered as a better than 2.5 dB in
average. This is a very good result even when taking into account possible uncertainty of
the measurement set up ±0.4 dB. Having flat group delay characteristic the amplifier is
understand to fit well into the UWB receiver and fulfil its duties.
It is thought that the entire work documented in this manuscript as well as the
physical device itself are significant contribution to ongoing research on ultra wideband
radio and will provide a useful support to any other activities in this field. It is also
obvious to the author that this work does not exhaust the topic completely and there is
still a lot of work to be conducted on the time domain characterization of ultra wideband
microwave devices that could contribute to popularity of UWB technology particularly
in the commercial area.

8.1. Future work.

The presented work proposed the topology of the low noise amplifier for ultra
wideband receiver and developed methodology for its implementation. It also proves
that the microstrip technology and frequency domain approach are sufficient to build
and test the amplifier. Initially it might have seemed that due to the difficulty of the
problem and constraints of the technology this project would never be successful. The
systematic approach and accurate modelling employed in this work proved exactly the
opposite.
This in result leads to the conclusion that once the LNA for UWB is achievable
in microstrip and provide very good parameters it would be interesting to reach for more
advanced techniques and try to improve the presented design. Generally there are two
routes for further development, the time domain design and structure miniaturisation
with an aid of common frequency domain techniques. The former raises the need for
time domain modelling of active and passive microwave devices, whereas the latter
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requires using CMOS, MMIC or LTCC technologies. Since the miniaturisation
techniques are currently very advanced, the first step towards the LNA's improvement
is thought to go this way. There are several miniaturisation techniques one of which has
been already popular (CMOS), whereas the MMIC and latter LTCC seem to be the most
suitable for UWB applications. The flexibility of the LTCC technique allows an
arrangement of microstrip lines, passive and active discrete, package and bare die
devices to be implemented in one physical structure on several functional layers.
The time domain approach for the LNA design seems to be more difficult and
certainly will not be available to the researchers in the nearest future because there is not
enough theoretical and practical support to make it feasible. Therefore the time domain
studies of the UWB devices must be preceded with the development of time domain
models and software tools that will enable proper insight into the ultra-wideband
problems.
Therefore, having all arguments mentioned above, it is believed that in the first
step further development should be conducted towards circuit miniaturisation to enable
using several-stage amplifiers that will provide the required gain and compactness.
Another step should be made towards the study of the gain flatness consideration against
the time domain performance of the LNA. Finally, with the support of the theory and
methodology the actual time domain modelling, design and testing should be conducted.
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Appendix A
The appendix contains the technical data of the ATF - 36163 pHEMT transistor.

ATF - 36163 Absolute maximum ratings
Symbol

Parameter

Lfnks

Absolute
Maxiniutn

V
V
V

-:15

Drain - Somxe Voltage
Gate - Source Voiutge

’''DS

Gate Drain Voltage

-3

Id

Drain Current

mA

Ft

Total Power Dissipation

mW

ISO

dBm

+10

Tch

RF Input Power
Chairnel Temperature

Tst,

Storage Temperature

P.
* tnnwx

130
-tioto 150

ATF - 36163 Electrical specifications
Tc = 25°C, Zo = 50 Q, Vds = 1.5 V, Es = 10 niA (unless otherwise stated)
Symbol

Li nits

Paraiiu+ers ami Test Conditions

jilin.

Typ.

Max.

!:>

1 410

NF

Noise Pigurel'1

f=12.0GHz

dB

G

GainatNFl*)

f=12.0GHz

dB

y

10

g.„

T ranscond uctance

Vi>s, = 1 ..5 V,

= 0V

mS

.50

05

Saturated Drain Current

V,^ = 1.5 V,

= 0V

inA

13

V

-1,0

Vj|„ = 1.5VJp^= 10%ofl^

l^nchol'f Voltage
RV,d.>

1,3 = 30 pA

Gate Drain Bretikdown Voltage

4)
-0,35

V

-0.15
-3.5

ATF - 36163 Typical scattering parameters. Common source, Zo = 50 fl. Yds = 1-5
V, Id = 10 mA.
s 11
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S22
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!\Iag.

Aiig.

dB

Mtig.

0.5
1
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-12

3
4
5
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J jI
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12;37
12;}0
12.16
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11.47
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10.47

4.^3
431
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4,15
4,12
4,06
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3.35
3.:34
3.04
2.67
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202
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7
8
9
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0.B1
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26.02
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8.70
8.79
8.58
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ATF - 36163 Typical noise parameters. Common source, Zq = 50
Id = 10 mA.
Froq.
(illz
9
3
4
tJ

6
7
8
9
10
11
12
13
14
15
16
17
18

F
* luln

Ga

ilB

dit
18».7T
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15.17
14.14
13.23
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10.50
10-02
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8.12
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0iv3
0£u
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0,66
OJl
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0^3
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0S7
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Vds = 1.5 V,
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F«j,t
Mag.
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ATF - 36163 Minimum noise figure and associated gain vs. frequency. Vds
Id = 10 mA.
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Appendix B
The appendix contains the CER - 10 substrate specifications available in the data
sheet.
CER - 10 typical values
'
Dielectric Constant (Nominal)
Dissipation Factor 10 GHz
MoisUne Absorjttion
Dielectric Breakdown
Volume Resistivitv
Stirface Resistivity
■•Vic Resistance
Flexural Streiigdi (MD)
Flexural Strenath (CD)
Tensile Strenath (MD)
Tensile Strenath (CD)
Peel Strength (1 oz. ED)
Dimensional Stability (MD)
Dimensional Stability (CD)
Density (Specific Gravity)
Thermal Conductis'itv
(i.TE (x-v)
CTE (z)
Flamniabilitv Ratiua

-a;

IPC-TM-650 2.5.5,6
IPC-TM-650 2.5.5.5.1
IPC-TM-650 2,6.2.1
IPC-TM-650 2.5.6
IPC-TM-650 2.5.17,1
IPC-TM-650 2,5,17,1
IPC-TM-650 2.5,1
ASTM D 790
ASTM D 790
AS'I'M D 638
A.STM D 3039
IK:-TM-650 2.4,8
IK:-TM-650 2,4.39
IPC-TM-650 2.4.39
ASTM F 433
ASTM D 3386 (TMA)
ASTM D 3386 (TMA)
UL 94

'

'.■■I

10.0

10,0

0,0035

0,0035

%

0.02

kV
Mohnr'cm
Mohiu
Seconds
psi
psi
psi
psi
lbs/linear inch
in/in
in/in
a.''cm’
W/m/K
ppiaV'^C
ppm/'T

44

>180
16.500
15,500
7,700
6.700
9

%
kV
MohnVcin
Mohm
Seconds
N/inmN/mnF
N/mnT
NVmmN/mm

0,0002

ninVmin

-0.0003
3.05
0.63
13-15
46
V-0

mnr.''mm
g/cni^
\V7nnT;
ppiiv^C
ppnn'°C

2,1
1,1

X

10"*

X

-

0.02
44

2.1
1,1

X
X

10*
10''

>180
114
107
53
46
1.61

0.0002

-

-0.0003
3.05
0.63
13-15
46
V-O

CER - 10 copper cladding parameters
Designation

Weight

CVl (Cl)

1 oz/ft"

Copper thickness
-0.0014”

35 (im

Rms Treated Side
25 gin

0.6 gm

Description
Very low profile electrodeposited
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Appendix C
The appendix contains the ATC 600L series 0402 2.0 pF capacitor characteristics for
ESR, Fsr and Fpr available in the data sheet.
600L ESR vs Frequency

600L Fsr & Fpr
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Appendix D
D.l. Balanced low noise amplifier schematic.
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D.2. Single - stage low noise amplifier used as a subcircuit (AMPLIFIER) in the
balanced structure.

r~^
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D.3. Wilkinson power divider implemented as a subcircuit (Wilkinson divider) in the
balanced structure.

AN»4M|7 0q

D.4. Schematic of the input/output coupling capacitor implemented as a subcircuit in
he single - stage LNA.
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P
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D.5. Transistor layout schematic.
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D.6. Gate biasing network circuit schematic implemented as a subcircuit (gate
biasing) in the single - stage LNA.
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Thalers
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D.7. Drain biaing network circuit schematic implemented as a subcircuit (drain
biasing) in the single - stage LNA.
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